# Design of a Chopper Amplifier for Use in Biomedical Signal Acquisition

by Abdelkader Hadj Said, Electronics Diploma

A Thesis Submitted in Partial Fulfillment of the Requirements for the Master of Science Degree

Department of Electrical and Computer Engineering in the Graduate School Southern Illinois University Edwardsville Edwardsville, Illinois

#### **ABSTRACT**

# DESIGN OF A CHOPPER AMPLIFIER FOR USE IN BIOMEDICAL SIGNAL ACQUISITION

by

## ABDELKADER HADJ SAID

Chairperson: Dr. George L Engel

In biomedical applications where a large dynamic range is required, the design of a low-noise amplifier is critical. This thesis presents the design and simulation of a low-noise pre-amplifier for use in biomedical signal acquisition. Specifically, it is intended to be used in the front-end of an analog signal processing channel that can be used in a multi-channel EcoG-based (ElectrocorticoGraphic-based) BCI (Brain-Computer Interface) system currently under development by Dr. Daniel Moran at Washington University in Saint Louis.

The design goal was to achieve a signal-to-noise ratio (SNR) of at least 6 dB for a 90 Hz,  $1\mu V$  peak-to-peak sinusoidal input signal. The target process, an ON-Semiconductor 0.5  $\mu m$  n-well process (C5N), like all CMOS processes possesses poor flicker (1/f) noise characteristics. This is unfortunate given the low-frequency nature (75 – 105 Hz) of our application. To minimize the 1/f noise introduced by the amplifier, a chopper stabilization technique is utilized to overcome this limitation.

The chopper pre-amplifier is implemented as a fully-differential circuit with capacitive feedback. A pseudo-resistor which exploits the off-resistance of a transistor is used to provide DC feedback stabilization. Moreover, we propose the

ii

use of a two-stage OTA (Operational Transconductance Amplifier) as the core amplifier along with continuous-time common-mode feedback.

The chopper amplifier was analyzed theoretically with the help of MathCAD® where the total noise contribution of the amplifier and the corresponding SNR were computed. Estimates of the amplifier's noise sources were based on the size and the current bias of the input and load devices. The sizes of these devices and biasing currents were limited to those consistent with our desire for a pre-amplifier occupying a small area (much less than 1 mm²) and consuming little power (100 µWatts or less). The chopper amplifier was then simulated, at the behavioral level, using MATLAB®. Finally, a full Veriloga-A model of the chopper amplifier (along with the ECoG electrodes) was developed, and the circuit was simulated, at the electrical level, using Cadence's Spectre® simulator.

The chopper amplifier is estimated to occupy approximately  $0.25~\text{mm}^2$ , dissipate 110  $\mu\text{W}$ , and possess a 150 nV of integrated (input-referred) noise in the 75 – 105 Hz bandwidth of interest.

#### ACKNOWLEDGEMENTS

I would like to express my sincere gratitude to my mentor Dr. George Engel for his great guidance, support and encouragement. I am grateful for the opportunity to work in the SIUE IC Design Research Laboratory. I have been extremely honored to work under his supervision and learn from his advice and useful insights throughout this project.

My special thanks to Dr. Brad Noble and Dr. Andy Lozowski who have graciously agreed to serve on my master's committee. Also, thanks goes out to Dr. Scott Smith, Steve Muren, Dr. Oktay Alkin and all of the other ECE faculty members for their support in completing my studies at SIUE.

I would also like to thank my fellow researchers, Vikram Vangapally and Naveen Duggireddi, for the support they have offered me. Finally, I would like to express my appreciation to my family and friends for their constant support.

## TABLE OF CONTENTS

ABS	STRACT	ii
ACK	KNOWLEDGEMENTS	iv
LIST	Γ OF FIGURES	vii
LIST	Γ OF TABLES	ix
Cha	pter	
1.	INTRODUCTION	1
	Motivation	
	BCI Recording Technology Goals and Thesis Organization	
2.	SYSTEM LEVEL ANALYSIS	8
	Introduction	8
	Chopper Stabilization Technique	10
	The Chopper Amplifier	
	Low-Noise OTA Topology	
	Noise Analysis	
3.	SYSTEM LEVEL SIMULATION	28
	Introduction	28
	MATLAB® Code Description	
	MATLAB® Simulation Results	
4.	VERILOG-A BEHAVIORAL MODELING & IMPLEMENTATION	34
	Introduction	34
	The Chopper Amplifier	
	Fully-differential op-amp	36
	The amplifier	37
	The modulators	
	Modeling of Electrodes	
	The Anti-Aliasing Filter (AAF)	45
	The Signal Processing Block	46
	The band-pass filter	
	The notch filter	
	Simulation of the Chopper Amplifier	48

5.	SUN	MMARY/FUTURE WORK	53
	Sun Fut	nmaryure Work	53 54
REF	EREN	CES	56
APP:	ENDIC	ES	58
	А. В.		64
		Verilog-A Code	79

# LIST OF FIGURES

Figure	e Pa	age
1.1	ECoG Array (64-Electrodes) Being Used With Subject	3
1.2	Block Diagram of Proposed Multichannel System	5
1.3	Architecture of Analog Signal Processing Module	5
2.1	Chopper Stabilization Principle ([Tem:96])	10
2.2	Chopper Amplifier Architecture	12
2.3	Two-Stage OTA Design	14
3.1	Signal Flow Diagram for a Matlab Simulation of the Chopper Amplifier	30
3.2	Time-Domain Plot of the Chopper Amplifier	32
3.3	Frequency-Domain Plot of the Amplifier With and Without Chopping	33
4.1	Block Diagram for Simulation of the Chopper Amplifier at the Electrical Level	35
4.2	Bode Plot of the Op-Amp	36
4.3	Different Candidate Amplifiers: a) Fully-Differential Implementation, b) Single-Ended Using Real Resistors, c) Fully-Differential Using Diode-Connected pFETs, d) Single-Ended Using Diode-Connected pFETs	37
4.4	Magnitude Plot of Single-Ended Amplifier Using Real Resistors and Diode-Connected Transistors	
4.5	Transient Response of Amplifier for a 10mV Disturbance: (a) Using Real Resistors, (b) Using Diode-Connected FETs	39
4.6	Transient Response of Amplifier for a 500mV Disturbance: (a) Using Real Resistors, (b) Using Diode-Connected FETs	
4.7	Bode Plot of Fully-Differential Amplifier Output Using Diode-Connected Transistors	41
4.8	Time-Domain Simulation of Fully-Differential Amplifier Using 1mV Amplitude 90Hz Sine-Wave Input Signal	41
4.9	Schematic of Modulator Used in the Chopper Amplifier	42

4.10	Circuit Implementation of Switches	43
4.11	Block Diagram of the Electrodes	43
4.12	Magnitude Plots of Channel 4 and Channel 21	44
4.13	Bode Plot of Anti-Aliasing Filter	45
4.14	Magnitude Plot of the Band-Pass Filter	46
4.15	Magnitude Plot of the Notch Filter	47
4.16	Time-Domain Simulation of the Chopper Amplifier Using Identical Probes Without Adding Any Noise: (a) 90 Hz Input Signal, (b) Output of the Chopper, (c) Output of the Anti-Aliasing Filter, (d) Output of the Band-Pas Filter	
4.17	Time-Domain Simulation of the Chopper Amplifier Using Different Probes Without Adding Any Noise: (a) 90 Hz Input Signal, (b) Output of Anti-Aliasing Filter, (c) Output of Band-Pass Filter, (d) Output of Notch Filter	49
4.18	Time-Domain Simulation of the Chopper Amplifier Using Identical Probes With Noise Added at the Input: (a) 1µV Peak-to-Peak 90 Hz Input Signal, (b) Output of Anti-Aliasing Filter, (c) Output of Band-Pass Filter	50
4.19	Time-Domain Simulation of the Chopper Amplifier Using Identical Probes With Noise Added at the Input: (a) $10\mu V$ Peak-to-Peak 90 Hz Input Signal, (b) Output of Anti-Aliasing Filter, (c) Output of Band-Pass Filter	
4.20	Time-Domain Simulation of the Chopper Amplifier With Noise Added at the Input: (a) Output of the Band-Pass Filter Using $1\mu V$ Peak-to-Peak 90 Hz Input Signal, (b) Output of the Band-Pass Filter Without Input Signal	
4.21	Time-Domain Simulation of the Chopper Amplifier With Noise Added at th Input: (a) Output of the Band-Pass Filter Using 10µV Peak-to-Peak 90 Hz Input Signal, (b) Output of the Band-Pass Filter Without Input Signal	

# LIST OF TABLES

Table	Pag
2.1	ON-Semiconductor 0.5 Micron, N-well Process (C5N) Parameters
2.2	Transistor Sizes for OTA
2.3	Summary of the Noise Analysis Parameters
5.1	Summary of Noise Performance of the Chopper Amplifier 54

#### CHAPTER 1

### INTRODUCTION

#### **Motivation**

The rapid growth in biotechnology has given birth to a new field: neural engineering. This new field aims at linking human brain activity and manmade devices in an effort to replace lost sensory and motor function [Sch:06]. A Brain–Computer Interface (BCI) is a device which enables communication between a brain and an external device. Since the beginning of research on BCIs in the 1970s at the University of California Los Angeles (UCLA), the BCI field has grown enormously. The field has become focused on neuro-prosthetics applications that aim at restoring damaged hearing, sight, and movement. Typically, neural prosthetics connect the nervous system to a device, while BCIs usually connect the brain with a computer system.

Brain-Controlled Interfaces convert brain signals into outputs that communicate a user's intent. BCIs can allow patients who are totally paralyzed to express their wishes to the outside world [Leu:04]. A BCI makes use of recordings of electrical activity associated with the scalp, the surface of the brain, or even from within the cerebral cortex. These signals are then translated into command signals that can drive prosthetic limbs, computer displays, *etc*.

Dr. Daniel Moran, Assistant Professor of Biomedical Engineering in the School of Engineering and Applied Science at Washington University in Saint Louis (WUSTL) is working in collaboration with Dr. Robert E. Morley, Associate Professor of Electrical and Systems Engineering in the WUSTL School of Engineering and Applied Science and Dr. George L. Engel, Professor of Electrical

and Computer Engineering in the Southern Illinois University Edwardsville (SIUE) School of Engineering to advance BCI recording technology.

The collaboration looks to develop a custom, low-power, battery-operated multi-channel ECoG (ElectroCorticoGraphic) BCI (Brain-Computer Interface) telemetry system. The goal is to consolidate multiple analog circuits along with the required Digital Signal Processing (DSP) functions into a custom ASIC (Application Specific Integrated Circuit) and then pair the multi-channel ASIC with a commercially available RF (Radio Frequency) telemetry chip.

## **BCI Recording Technology**

Four primary techniques can be used for recording neural activity: the electroencephalogram (EEG), the electrocorticographic activity (ECoG), local field potentials (LFP) or single-unit action potentials. These recording modalities range in resolution from single-unit recording (invasive method) to the measurement of gross cortical activity using an electroencephalogram (EEG) non-invasive method. Both local field potentials and single-unit action potentials are recorded from within the brain parenchyma providing the highest quality signal (higher spatial resolution!) but lack the necessary stability if long-term recordings are needed. EEG recordings are considered safe and inexpensive but they have a relatively low spatio-temporal resolution.

BCIs can use invasive or non-invasive methods. In practice, the choice of a particular measurement approach is a balance of several system constraints, including the measurement electrode's spatial resolution, the desired neurophysiological information content, and the power requirements for sensing, algorithm/control, and telemetry [Den:07].

An intermediate BCI methodology using electrocorticographic activity (ECoG) recorded from the cortical surface can be a powerful and practical alternative to these extremes. ECoG electrodes lie just above the cortex and average neural activity over a smaller 0.5 cm range. ECoG has higher spatial resolution than EEG (a typical EEG electrode located 2 cm above the cortex averages neural activity across a 3 cm spatial extent [Sch:06]), broader bandwidth, higher amplitude, and far less vulnerability to artifacts such as electro-myographic signals. At the same time, because ECoG waveforms are recorded by subdural electrode arrays and thus does not require electrodes that penetrate into the cortex, they are likely to have greater long-term stability and might also be safer than single-neuron recording [Leu:04].

Research conducted by Dr. Moran primarily makes use of ECoG-based systems. A 64-electrodes array shown in Figure.1.1a is attached to the surface of the brain in Figure-1.1 (c).




Figure 1.1: ECoG Array (64-Electrodes) Being Used With Subject

In short, the ECoG modality provides a nice compromise between safety and performance. While the use of LPFs and Single Units may offer superior performance because of their higher spatial and temporal resolution, the use of these modalities is certainly less common and is generally considered far less safe for the subject [Sch:06]. It is for these reasons that proposed ASIC to be described in the following section is targeted at BCIs that employ ECoG recordings.

The proposed ASIC, depicted in Figure 1.2, will support the following features:

- Telemetry to PC (Personal Computer) for 8 ECoG channels in either raw or compressed formats
- Each of the 8 channels chosen from one of eight groups of 4 electrodes with reference chosen from one of four electrodes
- Bidirectional RF link for system configuration, control, and data telemetry
- Low-noise (fully-differential) electronics offering excellent SNR (Signal-to-Noise Ratio) and CMRR (Common Mode Rejection Ratio)
- Adjustable signal bandwidths in each channel
- Low-power thereby allowing for rechargeable battery operation
- Variable RF data rates (and power consumption) of up to 500Kbps
- One week of typical use between recharging




Figure 1.2: Block Diagram of Proposed Multichannel System

The architecture of the Analog Signal Processing (ASP) block is presented in Figure 1.3. The differential signal associated with a selected pair of electrodes is first amplified by a chopper-stabilized (CHS) pre-amplifier that provides gain without introducing significant noise.




Figure 1.3: Architecture of Analog Signal Processing Module

The CHS amplifier is followed by a second-order, continuous-time low-pass filter which provides additional gain and is used for anti-aliasing (AAF). The output of the low-pass filter is then applied to a 16-bit ADC (a second-order  $\Delta - \Sigma$  converter). The output of the analog  $\Delta - \Sigma$  modulator is a 1-bit 512 Ksample/sec data stream. This high-speed 1-bit data is then processed by a digital signal processing block to yield a 16-bit, 2000 samples/sec output stream.

## Goals and Thesis Organization

In low-noise applications, the 1/f noise performance of the pre-amplifier is often very important. There are two approaches to minimizing the 1/f noise of CMOS op-amps (operational amplifiers). The first is to minimize the noise contribution of the FETs (Field Effect Transistors) through circuit topology, transistor selection (p-type versus n-type), and sizing (absolute area) of the FETs. The second approach is to use an external means such as chopper stabilization to remove 1/f noise associated with the input devices of the pre-amplifier that might deteriorate the signal-to-noise ratio.

The main objective of this thesis is the design and simulation of a low-power, low-noise chopper amplifier for use in multi-channel portable systems which can be used for biomedical signal acquisition such as in the recording of EcoG waveforms required by the proposed BCI. The aim is to minimize the 1/f noise of the pre-amplifier predominantly through use of appropriate circuit topology.

The thesis is divided into five chapters. Background information and a general overview of the proposed BCI system, along with a description of the scope of this thesis, is presented here in Chapter 1. Chapter 2 focuses on system-level

issues. The chapter begins with a description of the chopper-stabilization technique, followed by an explanation of the topologies chosen for both the chopper amplifier and its core amplifier. The chapter concludes with a detailed noise analysis in the form of a MathCAD® design sheet. Chapter 3 discusses a behavioral simulation of the proposed chopper amplifier using MATLAB®. Chapter 4 goes on to describe the implementation of the chopper amplifier using Verilog-A behavioral modeling along with simulations performed using Cadence's electrical circuit simulator (Specte®). Results demonstrating the expected performance of the proposed chopper pre-amplifier are presented. Finally, a summary of the performance of the chopper amplifier and a discussion of future work which must be successfully completed before the amplifier can be fabricated are presented in Chapter 5.

#### **CHAPTER 2**

### SYSTEM LEVEL ANALYSIS

## Introduction

The chopper amplifier described in this thesis is intended to be used in the front-end of a single analog signal processing channel that can be used in a multi-channel EcoG-based BCI system. The purpose of amplifier is to amplify weak bioelectrical signals from passive electrodes without introducing significant noise. A CMOS (Complementary Metal Oxide Semiconductor) process is the target fabrication technology. Specifically, we have selected the ON-Semiconductor 0.5 

m n-well process known as C5N which is available through MOSIS (see <a href="https://www.mosis.com">www.mosis.com</a>) to fabricate the BCI ASIC.

The process was selected because it is a process that the SIUE IC Design Research Laboratory has used for many years. It was also selected because it allows dense digital circuits to be integrated on the same die as the analog circuitry. This is important since a substantial digital signal processing block must be integrated onto the multi-channel ASIC in the future. It is also less expensive to fabricate CMOS circuits, and high resolution analog-to-digital conversion is best achieved using CMOS technology

Relative to bipolar devices, MOS devices exhibit very high 1/f (*i.e.* flicker) noise characteristics [Raz:01, All:03]. The 1/f noise issues are most acute in the design of the chopper amplifier. In addition to the choice of an appropriate core amplifier topology and judicious choice of transistor type and sizing, a chopper stabilization technique is used to minimize 1/f (flicker) noise which is the result of surface effects associated with the silicon – silicon dioxide interface associated with

all CMOS processes. Flicker noise is highly dependent upon wafer processing details. The term 1/f arises from the fact that the power spectral density of flicker noise displays a 1/f spectral characteristic and is therefore most troublesome in low-frequency applications like the proposed BCI.

In the following sections, the chopper stabilization technique is first presented, followed by a description of the topology chosen for the implementation of the chopper amplifier. A core amplifier topology is then selected for use in the chopper amplifier so that a detailed noise analysis can be performed. The transistors in the core amplifiers that determine the noise, power, and area of the core amplifier were sized. This was done to obtain good estimates of the total noise, the total area occupied, and the total power consumption of the proposed chopper amplifier.

The chopper amplifier described in this chapter was analyzed assuming the ON-Semiconductor 0.5 micron, nwell process (C5N) parameters shown in Table 2.1 below:

Parameters	NFET transistor	PFET transistor
Threshold voltage	$V_{TN} = 0.75 \text{ Volts}$	$V_{TP} = -1 \text{ Volts}$
Transconductance	$K_{PN} = 100 \ \mu A/V^2$	$K_{PP} = 32 \ \mu A/V^2$
Sub-threshold slope factor	n = 1.4	
Oxide thickness	$C_{ox} = 2.5 \times 10^{-15} \text{ F/}\mu\text{m}^2$	
Thermal voltage	$U_T = 2.6 \times 10^{-3} \text{ V}$	
Electronic charge	$q_e = 1.602 \times 10^{-19} C$	
Flicker noise parameters	$K_{AN} = 6.3 \times 10^{-26} \text{ A F}$	$K_{AP} = 3.8 \times 10^{-30} \text{ A F}$

Table 2.1: ON-Semiconductor 0.5 Micron, N-well Process (C5N) Parameters

## **Chopper-Stabilization Technique**

Circuit techniques, such as the autozeroing (AZ), correlated double sampling (CDS - as a particular case of the AZ technique), and chopper stabilization (CHS), are used to reduce imperfections of an op-amp (in particular, the 1/f noise and DC offset) [Tem:96]. Compared to the sampling techniques of AZ and CDS, CHS uses modulation to transpose the desired signal to a higher frequency where there is less 1/f noise and then uses demodulation to translate the desired signal back to base-band after amplification. The operating principles of the CHS technique are illustrated in Figure 2.1, where it is assumed that there is no aliasing and the amplifier is ideal [Tem:96].




Figure 2.1: Chopper Stabilization Principle ([Tem:96])

First, the input signal is modulated to a higher frequency using a square-wave carrier at the chopping frequency. Considering the Fourier series of a square-wave given below, the input signal is converted to the *odd* harmonics frequencies of the modulation signal.

$$X_{square}(t) = \frac{4}{\pi} \sum_{k=1}^{\infty} \frac{\sin((2k-1) \cdot 2\pi ft)}{(2k-1)} = \frac{4}{\pi} \left( \sin(2\pi ft) + \frac{1}{3}\sin(6\pi ft) + \frac{1}{5}\sin(10\pi ft) + \dots \right)$$

After modulation, noise is added to the modulated signal to be amplified together as shown in Figure 2.1b. Then the amplified signal is modulated using the same square-wave used before. Therefore, the modulated input signal is demodulated back to base-band while the noise is modulated to the odd harmonics of the chopping frequency as shown in Figure 2.1c.

Finally, a low-pass filter is used to clean-up the output signal, removing the modulated noise and artifacts. It is noted in [Tem:96] that:

- The finite bandwidth of the amplifier introduces some spectral components around the even harmonics of the chopping frequency which have to be lowpass filtered to recover the amplified signal
- In order to maintain a maximum DC gain, the phase shift between the input and the output modulators has to match precisely the phase shift introduced by the amplifier.
- Since the noise and the offset are modulated only once, they are transposed
  to the odd harmonics of the output chopping square-wave, leaving the
  amplifier ideally without any offset and low-frequency noise.

- The chopper modulators are most often realized using MOS switches with non-idealities including clock feedback and charge injection. These non-ideal effects associated with the switches give rise to residual offset.
- The residual offset can be reduced drastically, without losing too much signal gain, by limiting the amplifier bandwidth to twice the chopper frequency.

## **The Chopper Amplifier**

The chopper amplifier of Figure 2.2 is based on capacitive feedback with pseudo-resistors providing DC feedback stabilization [Har:03].




Figure 2.2: Chopper Amplifier Architecture

The gain of the amplifier is set by the ratio of the capacitors  $C_1$  and  $C_2$  (i.e.  $C_1/C_2$ ). Each of the pseudo-resistors in Figure 2.2 are realized using a pair of pFET transistors that function either as a diode-connected pMOS transistor for a negative gate-to-source voltage (Vgs < 0) or act as a diode-connected BJT for a positive gate-to-source voltage (Vgs > 0). Two pFETs in series are used to reduce distortion for large output signals [Har:03]. For small voltages across these devices, their dynamic resistance is *very* high. Despite the long time-constant, given the lower frequency corner of 1 Hz, a large change in the input causes a large voltage across the MOS-bipolar elements thereby reducing their incremental resistance which, in turn, results in a surprisingly fast settling time [Del:94].

The input signal is modulated by MOD1 to the odd harmonics of the chopper frequency (16kHz). The chopping frequency was chosen as 16 kHz because it was high enough so that the 1/f noise of the amplifier at 16 kHz could be made sufficiently small without the need for extremely large transistors in the core amplifier and because the resulting amplifier bandwidth of 32 kHz could be achieved with small bias currents thereby reducing the power consumption of the amplifier.

With the addition of the low frequency noise (1/f noise) and the inherent DC offset of the amplifier, the signal is amplified and then the amplified signal is demodulated back to baseband by the demodulator, MOD2, while the noise is modulated to the chopper frequency i.e. 16 kHz. Modulator, MOD3, is used to modulate the signal that is fed back to the summing node of the amplifier.

## **Low-Noise OTA Topology**

In biomedical application where a large dynamic range is required, the choice of the circuit topology and the transistor selection are critical in the design of a low-noise op-amp. As we stated in the introduction, there are two approaches to minimizing the 1/f noise of CMOS amplifiers. One is to use an external means such as the chopper stabilization which was explained in the previous section. The other is to minimize the noise contribution of the MOSFETs through circuit topology, transistor selection, and transistors sizing. The topology chosen for the core amplifier of the chopper is a two-stage OTA (Operational Transconductance Amplifier) [All:03] as shown in Figure 2.3.




Figure 2.3: Two-Stage OTA Design

A two-stage design is warranted because it must be able to drive the resistive load presented by the anti-aliasing filter which will follow it.

The advantages of a fully-differential version, compared to its single-ended counterpart, is that it is less susceptible to common-mode noise and provides a larger output swing which is important when the power supply is small (our supply here 3.6 V while the process is really intended for 5 V operation). Yet the op-amp requires two matched feedback networks and a common-mode feedback circuit, used to control the common-mode output voltage [Gra:01].

To minimize the 1/f noise, the input devices of two-stage OTA are chosen to be PFETs because they present about 100 times less 1/f noise compared to the NFETs in the target 0.5  $\mu$ m C5N process (see  $K_{AN}$  and  $K_{AP}$  values in Table 2.1). Also, it is important to make the gain of the first stage as high as possible, and to make the lengths of the load devices (FETs  $M_3$  and  $M_4$ ) greater than the lengths of the input devices (FETs  $M_1$  and  $M_2$ ) to reduce the overall noise.

In addition, in order to maintain stability, compensation capacitors should be connected across the second stages. The compensation capacitors in Figure 2.3 were also used to control the Gain-Bandwidth (GBW) product of the core amplifier and in turn the bandwidth of the amplifier. Recall, it is important that the bandwidth of the amplifier be made about twice the chopping frequency or about 32 kHz.

The total equivalent input-referred noise power of the two-stage OTA [All:3, Raz:01] of Figure 2.3 is given by

$$V_{eq}^{2} = 2 \cdot V_{n1}^{2} \left[ 1 + \left( \frac{g_{m3}}{g_{m1}} \right)^{2} \cdot \left( \frac{V_{n3}^{2}}{V_{n1}^{2}} \right)^{2} \right] + \frac{2 \cdot \left( V_{n6}^{2} + V_{n7}^{2} \right)}{A_{v1}^{2}}$$
 Eqn. 1

Where the noise contribution of the transistor M<sub>5</sub> is neglected and

- $g_{m1}$  and  $g_{m3}$  are the transconductances of the input and load devices respectively;
- $V_{n1}^{2} = V_{n2}^{2}$  is the noise power of the input devices (transistors  $M_{1}$  and  $M_{2}$ );
- $V_{n3}^{2} = V_{n4}^{2}$  is the noise power of the load devices (transistors M<sub>3</sub> and M<sub>4</sub>);
- $V_{n6}^2 = V_{n8}^2$  and  $V_{n7}^2 = V_{n9}^2$  are the noise powers of the second stage (transistors  $M_6$ ,  $M_7$ ,  $M_8$  and  $M_9$ );
- and  $A_{v1} = \frac{g_{m1}}{g_{ds1} + g_{ds3}}$  is the gain of the first stage, where  $g_{ds1}$  and  $g_{ds3}$  are the conductances of the input and load devices respectively.

In Eqn. 1, we see that the contribution of the second stage is divided by the gain of the first stage, thus it can be neglected. The resulting input-referred noise power is given by

$$V_{eq}^2 = 2 \cdot V_{n1}^2 \left[ 1 + \left( \frac{g_{m3}}{g_{m1}} \right)^2 \cdot \left( \frac{V_{n3}^2}{V_{n1}^2} \right)^2 \right]$$
 Eqn. 2

If we only consider the flicker (1/f) noise, using the equations of the currents noise densities given below

$$I_{f1}^{2} = \frac{K_{AP} \cdot I_{DS}}{C_{or} \cdot L_{1}^{2}} \cdot \frac{df}{f} = g_{m1}^{2} \cdot V_{f1}^{2}$$
 Eqn. 3

$$I_{f3}^{2} = \frac{K_{AN} \cdot I_{DS}}{C_{...} \cdot L_{2}^{2}} \cdot \frac{df}{f} = g_{m3}^{2} \cdot V_{f3}^{2}$$
 Eqn. 4

then Eqn. 2 becomes

$$V_{f_{-eq}}^{2} = 2 \cdot V_{f_{1}}^{2} \left[ 1 + \left( \frac{K_{AN}}{K_{AP}} \right) \cdot \left( \frac{L_{1}}{L_{3}} \right)^{2} \right]$$
 Eqn. 5

where  $L_1$  and  $L_3$  are the lengths of the input and load devices respectively, and  $V_{f1}^{2}$  is the voltage noise density of the input devices.

For a Strongly Inverted (SI) FET, the 1/f noise power of the input device is given by

$$V_f^2 = \frac{K_V}{C_{ox} \cdot (W \cdot L)} \cdot \frac{df}{f}$$
 Eqn. 6

where  $K_V = K_{VN} = \frac{K_{AN} \cdot n}{2 \cdot K_{PN}} = 4 \times 10^{-22} J$  for NFETs devices, or

$$K_V = K_{VP} = \frac{K_{AP} \cdot n}{2 \cdot K_{PP}} = 8.3 \times 10^{-26} J$$
 for PFETs devices

We can see from Eqn. 6 that in order to minimize the 1/f noise, the choice of using PFETs in the input stage of the OTA is an obvious one since  $K_{VP} << K_{VN}$ . Also, making the devices larger (*i.e.* larger gate area) will minimize the noise. In addition, making  $L_3$  (load device length) greater than  $L_1$  (input device length) will reduce the overall flicker noise contribution of the OTA in Eqn. 2.

We now turn our attention to the thermal noise contribution. Using the well-known expression for the thermal noise power of a FET, we can write

$$V_t^2 = 4 \cdot q_e \cdot U_T \cdot \left( \gamma \cdot \frac{1}{g_m} \right) \cdot BW$$
 Eqn. 7

where 
$$g_m = \sqrt{\frac{2 \cdot S \cdot K_P \cdot I_{DS}}{n}}$$
. Eqn. 8

For a strongly inverted FET,  $\gamma = \frac{2}{3}$ . The shape factor is S where S = W/L, and Eqn.

## 2 becomes

$$V_{t_{-}eq}^{2} = 2 \cdot V_{t1}^{2} \left[ 1 + \sqrt{\frac{K_{PN}}{K_{PP}} \cdot \frac{W_{3}}{W_{1}} \cdot \frac{L_{1}}{L_{3}}} \right]$$
 Eqn. 9

We can see that by making  $L_3 > L_1$ , one not only reduces the 1/f noise contribution but also the thermal noise contribution.

## **Noise Analysis**

The main concern in our design is to minimize the noise contribution of the op-amp while keeping the area occupied and the power consumption small. MathCAD® was used to carry out the analysis of circuit performance. The MathCAD file, given in Appendix A, contains all the necessary theoretical calculations and related equations. The MathCAD design sheet allows one to compute the total input-referred noise of the amplifier with and without "chopping". It was also used to predict theoretically achievable SNR values. Also, coefficients needed for noise generation (thermal and 1/f) for use in MATLAB simulations were computed using the design sheet. At the onset, some assumptions were made [Mor:10]. These include

The gain of the chopper amplifier would be set by the capacitor ratio  $C_1/C_2$ . The gain needs to be chosen large enough so that the noise of succeeding electronic stages, the anti-aliasing filter and the analog-to-digital converter (ADC), when referred to the input is to be negligible. However, the area of the pre-amplifier increases as the gain is raised because the capacitor ratio must be increased. Furthermore, while the EcoG signals are very small, the electrode signals are frequently accompanied by common-mode signals (60 Hz pick-up, for example). As we shall show in a later section of this thesis, because of mismatches in the impedance of the electrodes, a common-mode signal can be converted into a differential signal. It is important that the ADC not saturate if the 60 Hz interference, for example, is to be removed using digital filtering techniques as we certainly plan on doing. It is for these reasons that a gain of 50 (34 dB) was settled upon. In reality the

- "effective gain" of the chopper amplifier is about 35 (31 dB). The loss in gain is due to the "chopping action" as described earlier.
- A minimum input signal level (from the electrodes) of 1  $\mu$ V peak-to-peak is expected. This fact is based on discussions with Dr. Moran at Washington University in Saint Louis.
- o The chopper frequency is to be  $f_{ch}$  = 16 kHz. As explained earlier, choice of this chopping frequency is a good compromise between reducing 1/f noise and maintaining low power consumption.
- The amplifier bandwidth is chosen to be twice the chopping frequency or 32 kHz. As explained in an earlier section, this helps reduce artifacts which are a result of the "chopping" while incurring a gain loss of only 3 dB.
- The bandwidth (BW) of interest in the proposed application is from 75Hz to 105 Hz. The EcoG signals are the result of the firing a very large number of neurons in the area of the brain which is related to the activity that the subject wishes to perform. Very high firing rates are less probable than lower firing rates so power spectral densities associated with neural activity tend to exhibit a 1/f characteristic. Increasing the bandwidth much above 105 Hz does little to improve SNR. Moreover, considering frequencies much below 75 Hz is not productive because of the 60 Hz pick-up issues discussed above. Since the bandwidth of interest is so narrow (only 30 Hz!), we opted to test the chopper with a single-frequency, namely, a sinusoid at 90 Hz.
- A signal-to-noise ratio (SNR) of at least 6 dB is needed when a 90 sine-wave test signal is applied to the amplifier. While on the surface such a low acceptable SNR appears troublesome, this in not the case. In the proposed BCI application, the researchers are looking for gross changes in brain

activity. We will briefly explain the extraction algorithm used in the proposed BCI. The output of the ADC is applied to a band-pass filter (75 – 105 Hz). The output of this band-pass filter is then rectified and passed through a low-pass filter, thereby implementing an energy measure. This energy estimate is then simply compared against a threshold. Estimates of the neural energy above threshold are deemed "interesting", those below are considered "not interesting". Hence, one can see that the need for high SNR does not really exist.

O A power supply of 3.6 V must be used. This was a constraint requested by Dr. Moran. The reasons for 3.6 V operation of the ASIC are beyond the scope of this thesis.

Using the information presented above, the chopper's total allowable noise, N<sub>tot</sub>, was computed using  $A_{rms} = \frac{1}{2} \cdot \frac{1}{\sqrt{2}} \cdot A_p = 3.536 \times 10^{-7} V$  and the minimum SNR<sub>dB</sub> value of 6 dB, in the equation presented below

$$SNR_{dB} = 20 \cdot \log_{10} \left( \frac{A_{rms}}{N_{tot}} \right).$$
 Eqn. 10

The result was  $N_{tot}$  should not exceed 180 n V.

The analysis consists of (1) sizing the input and load devices, (2) computing the total equivalent input-referred noise of the core amplifier, and (3) computing the SNR value to make sure that the noise specification is satisfied. This was followed by sizing the remainder of the transistors of the OTA to obtain an estimate of the area occupied and the power likely to be consumed.

To find the minimum value of the input transconductance,  $g_{mi}$ , which is governed by noise considerations, we allotted half of the total noise power to the thermal noise contribution and the other half to the flicker noise contribution *i.e.* 

$$N_t = N_f = \frac{N_{tot}}{\sqrt{2}} = 127nV$$
.

In the equation below which predicts thermal noise (Eqn. 11) [All:03], the thermal resistance of the input devices, R, was taken as  $R = 2 \cdot \frac{2}{3} \cdot \frac{1}{g_{mi}}$ . Eqn. 11 predicts the thermal noise voltage and in Eqn. 12 we solve for the minimal input device transconductance which must be achieved.

$$N_t = \sqrt{4 \cdot q_e \cdot U_T \cdot R \cdot BW}$$
 Eqn. 11

$$g_{mi\_min} = \frac{16 \cdot q_e \cdot U_T \cdot BW}{3 \cdot N_*^2}$$
 Eqn. 12

The result was  $g_{mi_{-}min} = 4.265 \times 10^{-5} \frac{1}{\Omega}$ .

To compute the noise contribution of the input devices, the differential tail current was chosen to be  $I_b$  = 5  $\mu A$ . The shape factor of the input devices was then computed using

$$S_1 = \frac{\frac{I_b}{2}}{2 \cdot K_{PP} \cdot U_T^2 \cdot n \cdot \theta}$$
 Eqn. 13

where  $\theta$  is the inversion coefficient, chosen to be equal to 1.

From the value of the shape factor, the width was computed after choosing a value for the length ( $S_1$  =  $W_1/L_1$ ). The input transconductance was then computed using the equation

$$g_{m1} = \sqrt{\frac{2 \cdot S_1 \cdot K_{PP} \cdot I_{DS}}{n}}$$
 Eqn. 14

and the result was  $g_{ml} = 4.341 \times 10^{-5} \frac{1}{\Omega}$ , which is greater than the minimum value,  $g_{mi\_min}$ . After that, the value of  $g_{m1}$  was used to compute the thermal noise contribution of the input devices using the equation

$$V_{t1} = \sqrt{4 \cdot q_e \cdot U_T \cdot \left(2 \cdot \frac{2}{3} \cdot \frac{1}{g_{m1}}\right) \cdot BW}$$
 Eqn. 15

The 1/f noise contribution considering both cases, without and with the "chopping", was computed using the following equations:

$$V_{f1\_noChop} = \sqrt{2} \cdot \sqrt{\frac{KvP}{C_{ox}.W_1 \cdot L_1} \cdot \ln\left(\frac{f_0 + \frac{BW}{2}}{f_0 - \frac{BW}{2}}\right)}$$
Eqn. 16

$$V_{f1\_Chop} = \sqrt{2} \cdot \sqrt{\frac{KvP}{C_{ox}.W_1 \cdot L_1} \cdot \ln\left(\frac{f_{chop} + f_0 + \frac{BW}{2}}{f_{chop} + f_0 - \frac{BW}{2}}\right)} \quad .$$
 Eqn. 17

The value for  $f_0$  in Eqn. 16 and Eqn. 17 is 90 Hz while the value for BW is 30 Hz.

To compute the noise contribution of the load devices, the transconductance was chosen to be as small as possible by making its length much greater than the length of the input device i.e.  $L_3 > L_1$ . The transconductance of the load device is given by

$$g_{m3} = \sqrt{\frac{2 \cdot S_3 \cdot K_{PN} \cdot I_{DS}}{n}}.$$
 Eqn. 18

The thermal noise and the 1/f noise contributions "without" and "with" the chopper for the load devices were computed using the following equations:

$$V_{t3} = \sqrt{4 \cdot q_e \cdot U_T \cdot \left(2 \cdot \frac{2}{3} \cdot \frac{1}{g_{m3}}\right) \cdot BW}$$
 Eqn. 19

$$V_{f_3\_noChop} = \sqrt{2} \cdot \sqrt{\frac{KvN}{C_{ox}.W_3 \cdot L_3}} \cdot \ln \left( \frac{f_0 + \frac{BW}{2}}{f_0 - \frac{BW}{2}} \right)$$
 Eqn. 20

$$V_{f_{3}\_Chop} = \sqrt{2} \cdot \sqrt{\frac{K_{v}P}{C_{ox}.W_{3} \cdot L_{3}} \cdot \ln \left(\frac{f_{chop} + f_{0} + \frac{BW}{2}}{f_{chop} + f_{0} - \frac{BW}{2}}\right)}.$$
 Eqn. 21

For the input devices, the total noise contributions, "without" and "with" the chopper respectively, were computed using

$$V_{1\_noChop} = \sqrt{V_{t1}^2 + V_{f1\_noChop}^2}$$
 Eqn. 22

and

$$V_{1 Chop} = \sqrt{V_{t1}^2 + V_{f1 Chop}^2}$$
. Eqn. 23

For the load devices, the total noise contributions, "without" and "with" the chopper respectively, were first computed using

$$V_{3_{noChop}} = \sqrt{V_{t3}^2 + V_{f3_{noChop}}^2}$$
 Eqn. 24

and

$$V_{3\_Chop} = \sqrt{{V_{t3}}^2 + {V_{f3\_Chop}}^2}$$
. Eqn. 25

The input-referred noise of the load devices, "without" and "with" the chopper respectively, were computed using

$$V_{3eq\_noChop} = \frac{V_{3\_noChop}}{R_g}$$
 Eqn. 26

and

$$V_{3eq\_Chop} = \frac{V_{3\_Chop}}{R_o}$$
. Eqn. 27

where 
$$R_g = \frac{g_{m1}}{g_{m3}}$$
.

Finally the total input referred noise of the OTA, "without" and "with" the chopper respectively, were computed using

$$V_{eq\_noChop} = \sqrt{V_{1\_noChop}^2 + V_{3eq\_noChop}^2}$$
 Eqn. 28

$$V_{eq\_Chop} = \sqrt{V_{1\_Chop}^2 + V_{3eq\_Chop}^2}$$
 Eqn. 29

In addition to the computation of the total equivalent input-referred noise of the OTA, four parameters needed to generate accurate time-domain noise waveforms for use in the MATLAB® simulations of the chopper amplifier (to be discussed in the following chapter of this thesis) were computed. The thermal resistances of the input and load devices are given by

$$R_{np} = \frac{V_{t1}^2}{4 \cdot q_a \cdot U_T \cdot BW}$$
 Eqn. 30

and

$$R_{nn} = \frac{V_{t3}^2}{4 \cdot q_e \cdot U_T \cdot BW \cdot R_g^2}$$
 Eqn. 31

while the flicker noise parameters for both devices are given by

$$K_{fp} = \frac{KvP}{C_{ox} \cdot W_1 \cdot L_1}$$
 Eqn. 32

and

$$K_{fn} = \frac{KvN}{C_{ox} \cdot W_3 \cdot L_3 \cdot R_g^2}.$$
 Eqn. 33

The other transistors in the OTA were sized as follows:

- The transistor that provides the tail current ( $M_5$ ) was sized considering a drain current of 5  $\mu A$  and a saturation voltage of 250 mV.
- The transistors of the second stage (transistors  $M_6$  and  $M_7$ ) were sized considering a phase margin of about  $60^{\circ}$  and a drain current of 5  $\mu$ A.

Finally, the total area occupied and the total power consumed were computed. All of the transistors sizes for the OTA are given in Table 2.2, and the results of the complete noise analysis are summarized in Table 2.3.

Transistor	Туре	Width(μm)	Length(µm)	Multiplier
M1 and M2	p	41	2	2
M3 and M4	n	32	200	1
M5	p	6	6	7
M6 and M8	n	21.5	4	2
M7 and M9	р	6	6	7

Table 2.2: Transistor Sizes for OTA

Parameters	Input devices	Load devices
RMS (input signal) = 3.536 x 10 <sup>-7</sup> V	N/A	N/A
Min(SNR <sub>dB</sub> ) = 6 dB	N/A	N/A
Max (noise allowed) = 180 nV	N/A	N/A
Tail current : I <sub>b</sub> = 5 μA	N/A	N/A
Transconductance	$g_{m1} = 4.341 \times 10^{-5} \frac{1}{\Omega}$	$g_{m3} = 7.927 \times 10^{-6} \frac{1}{\Omega}$
Thermal noise (V <sub>t</sub> )	124 nV	290 nV
1/f noise – without chopping	520 nV	4106 nV
1/f noise – with chopping	39 nV	306 nV
Total noise – without chopping	N/A	4116 nV
Total noise – with chopping	N/A	422 nV
Input-referred noise w/out chopping	535 nV	752 nV
Input-referred noise with chopping	130 nV	77 nV
Total Input-referred noise without chopping	923 nV	
Total Input-referred noise with chopping	151 nV	
SNR <sub>dB</sub> without chopping	$SNR_{dB} = -8.332$	
SNR <sub>dB</sub> with chopping	$SNR_{dB} = 7.395$	
Thermal resistance (R <sub>n</sub> )	$3.071 \times 10^4 \Omega$	$5.607 \times 10^4 \Omega$
Flicker noise coefficients (K <sub>f</sub> )	4.028 x 10 <sup>-13</sup> V <sup>2</sup>	8.353 x 10 <sup>-13</sup> V <sup>2</sup>
Total area occupied (estimated)	0.25 mm <sup>2</sup>	
Total power consumption (estimated) $3.6 \text{ V} \times (6 \times 5)$		jμA) = 108 μW

Table 2.3: Summary of the Noise Analysis Parameters

#### CHAPTER 3

#### SYSTEM LEVEL SIMULATION

#### Introduction

This chapter is dedicated to the simulation of the chopper amplifier at the system level using MATLAB®. The signal flow diagram for the chopper amplifier is illustrated in Figure 3.1. The chapter is divided into two parts. The first part presents an overview of the MATLAB® code that was written to analyze the performance of chopper amplifier and a brief description of each MATLAB® function used in the simulation, and the second part covers circuit performance and simulation results.

### **MATLAB® Code Description**

A main routine, called "ChopperTool", was developed using MATLAB® to analyze the performance of the chopper amplifier. A listing of all of the MATLAB® code that was developed is included in Appendix B. The main routine, "ChopperTool", is used to compute the SNR value of the output of the chopper amplifier. It addition, it is used to plot the time domain and the frequency domain waveforms of the outputs. "ChopperTool" calls many other functions; they are:

- The SineWaveGenerator function that generates a sine wave with userspecified frequency and peak amplitude.
- The *SquareWaveGenerator* function that generates a square wave, with userspecified frequency and peak amplitude. It is used to modulate the input

signal to the chopper frequency and again to demodulate the signal to baseband after amplification.

- The *HighPass* function which implements a high-pass filter to set the lower frequency corner of the amplifier to 1Hz.
- The *NoiseGenerator* function that generates a noise vector comprised of both white and flicker noise components.
- The LowPass function which implements a low-pass filter to set the higher frequency corner of the amplifier to 32 kHz.

For simulation purposes, the main routine calls other functions which are not part of the chopper amplifier; they are:

- The *AAF* function which implements a 2<sup>nd</sup> order low-pass filter, with a corner frequency of 12 kHz that provides anti-aliasing and also removes "chopping" artifacts.
- The BandPass function which is an 8<sup>th</sup> order band-pass filter (75Hz 105Hz).

In order to compute the SNR (Signal-to-Noise-Ratio) of the chopper, the code calls two other functions which are *FFTmagnitude* and *ComputeSNR*. The *FFTmagnitude* function is used to compute the FFT of the outputs signal, and the *ComputeSNR* function uses the results of the *FFTmagnitude* calculation to compute the SNR of the output signal. Finally, *ChopperTool* calls the functions *TimeDomainPlot*, and *FreqDomainPlot* to plot the time domain and frequency domain waveforms.




Figure 3.1: Signal Flow Diagram for a Matlab Simulation of the Chopper Amplifier

The signal-flow diagram, illustrated in Figure-3.1, contains three blocks: the chopper amplifier, the anti-aliasing filter, and the band-pass filter. The input signal is a 90Hz sine wave generated by the *SineWaveGenerator* function.

The Chopper Amplifier contains three modules: the Modulator, the Amplifier, and the Demodulator. The Modulator and Demodulator are implemented by a simple square wave generated by the function *SquarewaveGenerator*. It is used to modulate the input signal to the chopping frequency (16 kHz). The same function is called to demodulate the signal at the output of the amplifier.

The Amplifier is implemented by a cascade of a high-pass filter module that sets the lower corner of amplifier bandwidth to 1Hz, a pure amplification by a factor of 50, and a low-pass filter function that sets the upper corner frequency of the amplifier (32 kHz).

The Anti-Aliasing Filter is a 2<sup>nd</sup> order LPF that is implemented by the *AAF* function. The Band-Pass Filter is a band-pass filter implemented by the *BandPass* function.

First, the analog input signal is modulated to a chopper frequency of 16kHz using the modulator, after that the modulated signal go through the amplifier stage where it undergoes a high-pass filtering of a frequency corner of 1Hz, a pure amplification of a factor 50 with a noise added at the input, and then a low-pass filtering with a frequency corner of 32 kHz. Finally, the signal is demodulated to base-band using the same square-wave as used by the modulator.

Furthermore, the output signal of the chopper amplifier is filtered using a second order low-pass filter (Anti-Aliasing Filter) to remove artifacts introduced by the "chopping", and for a simulation purposes the final output signal is filtered

using an 8<sup>th</sup> order analog band-pass filter. In the BCI application, this band-pass filter would be implemented by a DSP block that follows the ADC.

## **MATLAB®** Simulation Results

The simulation results of the chopper amplifier are illustrated in Figure 3.2 and Figure 3.3. Figure 3.2 shows the time-domain output signals, and Figure 3.3 gives frequency domain plots of the amplifier output "with" and "without" chopping to demonstrate the chopper amplifier's ability to remove 1/f noise.




Figure 3.2: Time-Domain Plot of the Chopper Amplifier




Figure 3.3: Frequency-Domain Plot of the Amplifier With and Without Chopping

In Figure 3.2, we can see that the signal was cleaned up from the artifacts and noise after the band-pass filter. Figure 3.3 shows that the chopper causes about a 3 dB decrease in the gain but it introduces about 15 to 16 dB decrease in the noise which increases the SNR by the same amount.

The SNR values at the output of the amplifier, for both cases, were computed using the *ComputeSNR* function, and the results were -6.5 dB and 8.0 dB "without" and "with" a chopper, respectively. Compared to the values computed using MathCAD® (-8.3 dB and 7.4 dB) we can see that the values computed using MATLAB compare favorably with the theoretical values predicted by our MathCAD® design sheet.

#### CHAPTER 4

# VERILOG-A BEHAVIORAL MODELING & IMPLEMENTATION

### <u>Introduction</u>

This chapter provides a complete implementation and simulation of the chopper amplifier at the electrical level using Verilog-A behavioral models of the blocks that comprise the chopper amplifier. The chapter starts with a description of the various blocks constituting the chopper amplifier. These blocks are

- o the core amplifier,
- o the amplifier,
- o the modulator,
- o and the demodulator.

For each module (except for the amplifier which was described in schematic form), a Verilog-A description can be found in Appendix C. The performance of the chopper amplifier was simulated using Cadence's electrical simulator Spectre®. For a full-performance simulation, others modules were introduced and added to the circuit simulation as shown in Figure 4.1. They are an electrical model of the electrodes, the anti-aliasing filter that follows the chopper amplifier, and the signal processing blocks composed of a band-pass filter (75 – 105 Hz) and a 60 Hz notch filter.

### The Chopper Amplifier

The chopper amplifier is composed of a core amplifier which is a differential op-amp (2-stage OTA), and three modulators connected as shown in Figure 4.1. Each block will be discussed separately in the following sections.




Figure 4.1: Block Diagram for Simulation of the Chopper Amplifier at the Electrical Level

# Fully differential op-amp

A Verilog-A description of the fully differential op-amp is located in Appendix C. The open-loop gain of the amplifier was set to 10,000 (or 80dB) and the gain-bandwidth (GBW) product to 1.6 MHz. Since the close-loop gain of the amplifier was chosen as 50 (as explained earlier), a GBW of 1.6 MHz results in a closed-loop bandwidth of a 32 kHz (*i.e.* twice the chopping frequency) as was stated in an earlier section of this thesis.

The performance of the op-amp was simulated by running an AC analysis.

The bode plot of one output of the op-amp is shown in Figure 4.2.




Figure 4.2: Bode Plot of the Op-Amp

The open-loop gain is 74 dB which corresponds to a factor of 5000. This is half of the open-loop gain for the fully-differential amplifier (*i.e.* 10,000) since we are looking at just one output. Also, by examining the plot we observe that the

GBW is 1.6 MHz (one again because we are looking at single output one needs to look at where the gain is -6 dB rather than the traditional 0 dB value).

# The amplifier

Different candidate amplifiers are illustrated in Figure 4.3.




Figure 4.3: Different Candidate Amplifiers: a) Fully-Differential Implementation, b)
Single-Ended Using Real Resistors, c) Fully-Differential Using Diode-Connected
pFETs, d) Single-Ended Using Diode-Connected pFETs.

The circuit of Fig. 4c was ultimately selected as the best one for use in this application because it is fully-differential (superior common-mode rejection!) and because it uses a transistor's off-resistance for DC feedback stabilization. The use of a real resistor for DC feedback stabilization is no feasible in this application because of the desired 1 Hz lower corner frequency.

The closed-loop gain of the amplifier is chosen to be 50. It is set by the ratio of  $C_1/C_2$ . The resistors values are chosen to set the lower corner of the amplifier around 1Hz. Because of this low frequency, the resistors values are too big (640  $G\Omega$ ) for a feedback capacitor value,  $C_2$ , of 0.25pF. It would occupy tremendous area and thus is impossible to incorporate onto the chip. To remedy this problem, we replace the resistors with a diode-connected pFETs transistors ([Har:03]).

The magnitude plots of the outputs of the amplifiers of Figure 4.3b and Figure-4.3d are shown below.




Figure 4.4: Magnitude Plot of Single-Ended Amplifier Using Real Resistors and Diode-Connected Transistors

From the plots, one can easily see that the closed-loop gain is indeed 35 dB (*i.e.* 50). The lower corner and the high corner frequencies are 1Hz and 32 kHz for the amplifier using real resistors, and 0.7 Hz and 32 kHz respectively when using diode-connected FETs.

To demonstrate the importance of substituting the real resistors with a diode-connected FETs (in addition to area considerations) we ran transient simulations for both amplifiers of Figure 4.3b and Figure 4.3d using both a small disturbance (10mV) and a large disturbance (500mV) at the inputs of the amplifiers, and we observed the output responses presented in Figures 4.5 and 4.6.




Figure 4.5: Transient Response of Amplifier for a 10mV Disturbance: (a) Using Real Resistors, (b) Using Diode-Connected FETs.




Figure 4.6: Transient Response of Amplifier for a 500mV Disturbance: (a) Using Real Resistors, (b) Using Diode-Connected FETs.

For a small disturbance (10mV), the response (see Figure 4.5) of the two amplifiers is nearly the same. On the other hand, for a large disturbance (500mV), the recovery time for the amplifier which uses real resistors is quite long while the circuit which makes use of diode-connected PFETs recovers quickly.

Figure 4.2c illustrates a fully-differential amplifier using diode-connected FETs as pseudo-resistors. This circuit's performance is illustrated in Figures 4.7 and 4.8. Figure 4.7 shows the bode plot of the positive output the amplifier and Figure 4.8 illustrated the transient response of the fully-differential amplifier to a 90 Hz sinewave input (1 mV amplitude). As expected, Figure 4.8 shows that the differential output voltage is almost 50 times the differential input signal.




Figure 4.7: Bode Plot of Fully-Differential Amplifier Output Using Diode-Connected

Transistors




Figure 4.8: Time-Domain Simulation of Fully-Differential Amplifier Using 1mV

Amplitude 90Hz Sine-Wave Input Signal

## The modulators

The modulator (MOD1, MOD2 or MOD3) as illustrated in Figure 4.9 is a set of 4 identical CMOS switches which alternate the polarity each half cycle of the chopper clock (16 kHz square-wave).




Figure 4.9: Schematic of Modulator Used in the Chopper Amplifier

The behavioral description of the switch shown in Figure 4.9 is presented in Appendix C. Ultimately, the switch will be implemented using CMOS complementary FETs as shown in Figure 4.10.




Figure 4.10: Circuit Implementation of Switches

## **Modeling of Electrodes**

The model for the electrodes is given in Figure 4.11. The model is composed of a common-mode signal (60 Hz), a differential-mode input signal (90 Hz) and two complex impedances, representing the two probes (resting on the surface of the brain) selected from the 64 probes (channels) used during experiments to record EcoG signals of a monkey's brain at Washington University in Saint Louis (WUSTL) [Mor:10].




Figure 4.11: Block Diagram of the Electrodes

The analysis of the impedances data (complex impedances) of 28 channels we received from WUSTL showed that the channels present different impedances. We chose two channels (i.e. channel 4 and channel 21) that have the most difference in magnitude for which we created two models in MATLAB®. We then created a Verilog-A signal-flow description of the probes using the lapace\_nd operator. The resulting impedance (magnitude) plots are illustrated in Figure 4.12.




Figure 4.12: Magnitude Plots of Channel 4 and Channel 21

The plots show a magnitude of 111dB (370 k $\Omega$ ) for channel 4 and 98 dB for channel 21 (80 k $\Omega$ ) at a frequency of about 100 Hz. This difference of 13 dB makes the resistance of probe 4 about 4.5 times the resistance of the probe 21. This impedance mis-match will convert the input common-mode signal (60 Hz pick-up)

to a differential signal at the output of the chopper amplifier; thus the need for a notch filter to remove the common-mode signal.

# The Anti-Aliasing Filter (AAF)

The Verilog-A description of a second order low pass filter providing antialiasing is given in Appendix C. In the module, the gain is set to 5 (or 14dB) and the cut-off frequency to 12kHz. The Bode plot on the AAF filter is presented in Figure 4.13.




Figure 4.13: Bode Plot of Anti-Aliasing Filter

Because we are looking at a single output, the open-lop gain measured is 8 dB, and it corresponds to a factor of 2.5 which is half of the differential gain (*i.e.* 5 or 14dB). Since we have implemented two real poles (each at 12 kHz), the filter transfer characteristic possesses a slope of 40dB/decade and there is 12 dB of attenuation at 12 kHz.

### The Signal Processing Block

The signal processing block contains two filters: the band-pass filter and the notch filter. Both filters are only for simulation purpose; they are analog filters representing digital filters which are part of the DSP block following the ADC. The band-pass filter is needed to band-limit the output from 75Hz – 107Hz, and the notch filter is needed to remove the 60Hz common-mode signal picked up at the input and converted to a differential signal due to a mismatch of the input impedances.

# The band-pass filter

Our band of interest is from 75Hz to 105Hz. Even after the anti-aliasing filter with the corner frequency of 12kHz, the output signal still have some noise and high frequency signals (artifacts of the "chopping"). The high-order band-pass filter, designed considering our band of interest, will ensure a high quality output. The Verilog-A description for an 8th order Band-Pass filter is given in Appendix C. The magnitude plot is shown in Figure 4.14.




Figure 4.14: Magnitude Plot of the Band-Pass Filter

We notice that at 60Hz the attenuation is only about 30 dB which not enough to adequately filter out the 60 Hz common-mode signal resulting from probe mismatch, thus the need for the notch filter.

# The notch filter

Because of the mismatch of the input probes, the output of the chopper amplifier will inherit part of the 60Hz common-mode signal which will be added to the differential signal. To deal with that, we need a notch filter. The Verilog-A code description of a notch filter is given in Appendix C. The magnitude plot of Figure 4.15 is showing an attenuation of about 60dB at 60Hz.




Figure-4.15: Magnitude Plot of the Notch Filter

# Simulation of the Chopper Amplifier

A full-circuit simulation of the chopper amplifier is presented in Figure 4.1. Transient simulations were performed to evaluate the performance of the chopper amplifier. The first simulation was run without adding any noise at the input of the core amplifier (op-amp). The objective was to use identical and then different probes to prove that the 60 Hz common-mode signal is converted to a differential signal when there is an impedance mismatch but can be removed using a notch filter. The expected results of the noiseless simulations are presented in Figure 4.16 and Figure 4.17. Notice that in Figure 4.17, the 60 Hz can indeed be removed by the notch filter.




Figure 4.16: Time-Domain Simulation of the Chopper Amplifier Using Identical
Probes Without Adding Any Noise: (a) 90 Hz Input Signal, (b) Output of the
Chopper, (c) Output of the Anti-Aliasing Filter, (d) Output of the Band-Pass Filter.




Figure 4.17: Time-Domain Simulation of the Chopper Amplifier Using Different Probes Without Adding Any Noise: (a) 90 Hz Input Signal, (b) Output of Anti-Aliasing Filter, (c) Output of Band-Pass Filter, (d) Output of Notch Filter.

Noise associated with the core amplifier was then added into the simulations. The probes were returned to a matched state. The amplifier was simulated using two different input signal levels. In Figure 4.18, a 1  $\mu$ V peak-peak 90 Hz sinewave was used while a 10  $\mu$ V peak-peak sinewave was used to produce the results displayed in Figure 4.19. With the large (10  $\mu$ V) input signal the output of the band-pass filter in Figure 4.19c appears to be a rather pure 90 Hz sinewave. At the lower input amplitude (1  $\mu$ V), the output of the band-pass filter (see Figure 4.18c) is noticeably noisy but the presence of the 90 Hz input signal is still unmistakable.




Figure 4.18: Time-Domain Simulation of the Chopper Amplifier Using Identical Probes With Noise Added at the Input: (a) 1µV Peak-to-Peak 90 Hz Input Signal, (b) Output of Anti-Aliasing Filter, (c) Output of Band-Pass Filter.




Figure 4.19: Time-Domain Simulation of the Chopper Amplifier Using Identical Probes With Noise Added at the Input: (a) 10μV Peak-to-Peak 90 Hz Input Signal, (b) Output of Anti-Aliasing Filter, (c) Output of Band-Pass Filter.

Finally, in Figures 4.20 and 4.21 we compare the output of the band-pass filter when the chopper is driven with signal *plus* noise versus when the chopper is driven by noise alone. In Figure 4.20, the input signal level is  $1 \square V$  while in Figure 4.21, the input signal level is  $10 \square V$ . This was done so that we could directly and easily compute the SNR using time-domain data.

During the transient analysis, output data were recorded to a file and then taken over into MATLAB for a SNR computation. The results were 10 dB for the  $1\mu V$  peak-to-peak input signal and 28 dB for the  $10\mu V$  peak-to-peak input signal. These SNR values are in agreement with the theoretical computed values and the MATLAB® simulation results.




Figure 4.20: Time-Domain Simulation of the Chopper Amplifier With Noise Added at the Input: (a) Output of the Band-Pass Filter Using 1µV Peak-to-Peak 90 Hz Input Signal, (b) Output of the Band-Pass Filter Without Input Signal.




Figure 4.21: Time-Domain Simulation of the Chopper Amplifier With Noise Added at the Input: (a) Output of the Band-Pass Filter Using 10µV Peak-to-Peak 90 Hz Input Signal, (b) Output of the Band-Pass Filter Without Input Signal.

### **CHAPTER 5**

# **SUMMARY/FUTURE WORK**

### **Summary**

The thesis presented the design and simulation of a low-noise chopper amplifier intended for use in the front-end of a single analog signal processing channel that can be used in a multi-channel EcoG-based BCI system. The purpose of this pre-amplifier is to amplify weak bioelectrical signals from passive electrodes without introducing significant noise. The ON-Semiconductor 0.5 micron process (C5N) is the target fabrication process. Like any CMOS process technology, it possesses poor flicker (1/f) noise characteristics; therefore, designing a low-noise amplifier is non-trivial. In this work, a chopper stabilization technique is used to minimize the 1/f noise introduced by the core amplifier.

The amplifier proposed in this thesis uses the modulation technique to transpose the signal to a higher frequency (16 kHz in this application) where there is significantly less 1/f noise and then demodulates the signal back to baseband after amplification while the inherent noise from the op-amp is modulated to the chopping frequency. The chopper was implemented as a fully-differential circuit with capacitive feedback along with pseudo-resistors for DC feedback stabilization. A two-stage OTA serves as the core amplifier.

The work presented in this thesis began with a system-level analysis using MathCAD®, followed by a system-level simulation using MATLAB®, and culminated in an implementation at the electrical level (employing Verilog-A behavioral models) using Cadence's Spectre® simulator.

A summary of the noise performance of chopper amplifier is given in Table 5.1. The table shows that the electrical results are consistent with analytical predictions and MATLAB simulation results. In addition, the analysis and simulation results demonstrate that while the "chopping" results in a 3 dB loss in the gain of the amplifier, it introduces a 16 dB decrease in the noise providing a 16 dB improvement in the SNR. This, in turn, allowed the critical transistors in the design which determine the 1/f noise performance and overall area of the core OTA to be reduced in size by a factor of approximately 35 while still meeting our noise requirements. In short, the chopper amplifier described herein meets all noise specifications and is estimated (conservative) to occupy an area of just 0.25 mm² while dissipating a mere 110 µWatts of power.

Input Signal	Desired SNR	Noise	Matlab	Electrical
		Analysis	Simulation	Simulation
1μV	6 dB	7.4 dB	8.0 dB	10.0 dB
peak-to-peak				
10μV	26 dB	27.4 dB	27.3 dB	27.9 dB
peak-to-peak				

Table 5.1: Summary of Noise Performance of the Chopper Amplifier

### **Future Work**

To date, the chopper amplifier has been successfully simulated using the Cadence Spectre® electrical simulator but Verilog-A behavioral modeling was used to implement the OTA and the switches used in the modulators. Noise consistent with a realizable amplifier was generated using MATLAB® and saved to a file. The

file was then played back in the simulator so that the chopper amplifier's ability to deal with the anticipated 1/f noise could be evaluated.

However, the core amplifier, the switches and the clock generator circuit of the modulators must still be designed and tested at the transistor level. While the critical transistors were sized and the bias currents selected so that appropriate noise models could be developed, no simulations were carried out on the transistor-level schematic per se.

The core amplifier consists of a two-stage OTA as shown in Figure 2-3 along with a common-mode feedback circuit to control the common-mode output voltage. The common-mode feedback circuits also still need to be designed and simulated. The switches of the modulators can be implemented using CMOS complementary FETs as shown in Figure 4.10. After extensive transistor-level simulations on the chopper amplifier are performed, it must then be physically laid out and verified against schematic.

Ultimately, the chopper amplifier must be combined with the anti-aliasing filter and the  $\Delta-\Sigma$  ADC to implement a single channel and finally integrated into a multi-channel custom circuit that can be used for recording the signals from a large array of electrodes. The ASIC may someday be fabricated in the ON-Semiconductor 0.5  $\mu$ m, double-poly (with high-resistance layer), tri-metal CMOS process (C5N) and used in the EcoG-based BCI system currently under development at Washington University in Saint Louis by Dr. Daniel Moran.

#### REFERENCES


- [All:03] Phillip E. Allen and Douglas Holberg, "CMOS Analog Circuit Design: Second Edition", Oxford university Press, 2003.
- [Del:94] Tobi Delbrück & Carver A. Mead, "Analog VLSI Adaptive, Logarithmic, Wide–Dynamic-Range Photoreceptor", Dept. of Computation and Neural Systems, California Institute of Technology, 1994.
- [Gra:01] Paul R. Gray, Paul J. Hurst, Stephen H. Lewis and Robert G. Meyer "Analysis and Design of Analog Integrated Circuits" John Wiley and Sons, 2001
- [Den:07] Tim Denison, Kelly Consoer, Wesley Santa, Al-Thaddeus Avestruz, John Cooley, and Andy Kelly, "A 2uW 100 nV/sqrt(Hz) Chopper-Stabilized Instrumentation Amplifier for Chronic Measurement of Neural Field Potentials", IEEE Journal of Solid-State Circuits, Vol. 42, No. 12, December 2007.
- [Fit:04] Tony Fitzpatrick, "Thought Control: Human Subjects Play Real Mind Games", Washington University in St. Louis Record, Vol. 28, No. 35, June 2004.
- [Han:07] Grani A. Hanasusanto, Yuanjin Zheng, "A Chopper Stabilized Preamplifier for Biomedical Signal Acquisition", 2007 IEEE International Symposium on Integrated Circuits (ISIC-2007).
- [Har:03] Cameron T. Charles, Reid R. Harrison, "A Floating Gate Common Mode Feedback Circuit for Low-Noise Amplifiers", Southwest Symposium on Mixed Signal Design, 2003.
- [Har:03] Reid R. Harrison and Cameron Charles, "A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications", IEEE Journal of Solid-State Circuits, Vol. 38, No. 6, June 2003.
- [Leu:04] Eric C Leuthardt, Gerwin Schalk, Jonathan R. Wolpaw, Jeffrey G Ojemann and Daniel W. Moran, "A brain-computer interface using electrocorticographic signals in humans", Journal of Neural Engineering 1, 2004 (63-71).
- [Mor:09] <a href="http://labs.seas.wustl.edu/bme/dmoran/">http://labs.seas.wustl.edu/bme/dmoran/</a>
- [Mor:10] Personal communication with Dr. Daniel Moran, Washington University in Saint Louis.
- [Raz:01] Behzad Razavi, "Design of Analog CMOS Integrated Circuits" McGraw-Hill, 2001.

- [Sch:06] Andrew Schwartzm X. Tracy Cui, Douglas J. Weber, and Daniel Moran, "Brain-Controlled Interfaces: Movement Restoration with Neural Prosthetics", Neuron 52, October 5, 2006 (205-220).
- [Tem:96] Christian Enz and Gabor Temes, "Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization", Proceedings of the IEEE, Vol. 84, No.11, November I996.
- [Ter:04] Stephen C. Terry, Benjamin J. Blalock, James M. Rochell, M. Nance Ericson, and Sam D. Caylor, "Time-Domain Noise Analysis of Linear Time-Invariant and Linear Time-Variant Systems Using MATLAB® and HSPICE", 2004 IEEE
- [Yos:05] Takeshi Yoshida, Yoshihiro Masui, Takayuki Mashimo, Mamoru Sasaki and Atsushi Iwata, "A 1V Supply 50nV/sqrt(Hz) Noise PSD CMOS Amplifier Using Noise Reduction Technique of Autoz-eroing and Chopper Stabilization", 2005 Symposium on VLSI Circuits Digest of Technical Papers.

# APPENDIX A

## **MATHCAD CODE**

Design of a 2-stages Amplifier for Use as Core Amplifier in Chopper Amplifier:



Input signal frequency:

$$f_0 := 90Hz$$

supply voltage: VDD := 3.6V

Chopper operating frequency:  $f_{chop} := 16kHz$ 

$$T_{\text{settle}} := \frac{1}{2} \cdot \frac{1}{f_{\text{chop}}} = 3.125 \times 10^{-5} \text{ s}$$

The thermal resistance will dictate the input transconductance.

Minimum signal level is 1 uV pp.  $A_{pp} := 1\mu V$  We want at least 6 dB SNR.

$$A_{rms} := \frac{1}{2} \cdot \frac{1}{\sqrt{2}} \cdot A_{pp} = 3.536 \times 10^{-7} \text{ V}$$

$$N_{tot} := \frac{1}{2} \cdot A_{rms} = 1.768 \times 10^{-7} \text{ V}$$

We allot half of the noise power for thermal noise contribution.

$$N_W := \frac{N_{tot}}{\sqrt{2}} = 1.25 \times 10^{-7} V$$

Assume that only pair of input devices contribute noise.

$$N_{w} = \sqrt{4 \cdot q_{e} \cdot U_{T} \cdot \left(2 \cdot \frac{2}{3} \cdot \frac{1}{g_{mi}}\right) \cdot BW} \quad \begin{vmatrix} \text{explicit} \\ \text{solve} , g_{mi} \end{vmatrix} \rightarrow \frac{16 \cdot BW \cdot U_{T} \cdot q_{e}}{3 \cdot N_{w}^{2}}$$

BW := 
$$30 \text{Hz}$$
  $q_e = 1.602 \times 10^{-19} \text{ C}$ 

Compute input device transconuctance that we need.

$$g_{mi} := \frac{16 \cdot BW \cdot U_T \cdot q_e}{3 \cdot N_w^2} = 4.265 \times 10^{-5} \frac{1}{\Omega}$$

We plan to use the core amplifier to build a gain amplifier whose gain is G.

$$G_{\bullet} = 50$$

We want the BW of the amplifier to be twice the chopping frquency.


Amp BW := 
$$2 \cdot f_{chop} = 3.2 \times 10^4 \frac{1}{s}$$
  
GBW :=  $G \cdot Amp$  BW =  $1.6 \times 10^6 \frac{1}{s}$   
 $\omega_u := 2 \cdot \pi \cdot GBW = 1.005 \times 10^7 \frac{1}{s}$   
 $\omega_u = \frac{g_{mi}}{C_C} \begin{vmatrix} explicit \\ solve, C_C \end{vmatrix} \xrightarrow{g_{mi}} \omega_u$   
 $C_C := \frac{g_{mi}}{\omega_u} = 4.243 \times 10^{-12} \text{ F}$ 

# The input devices (PFET): M<sub>1</sub> and M<sub>2</sub>

Choose a differential tail current.  $I_b := 5\mu A$ 

Bias current for input device is 1/2 Ib.

$$\alpha := \frac{U_{\text{T}} \cdot g_{\text{mi}} \cdot n}{\frac{I_{\text{b}}}{2}} = 0.621 \qquad \qquad \alpha(\theta) := \frac{1 - e^{-\sqrt{\theta}}}{\sqrt{\theta}} \qquad \theta := 0.05, 0.1..10$$



$$\theta_{\text{sym}} = \frac{I_{\text{B}}}{2 \cdot n \cdot S_{1} \cdot K_{\text{PP}} \cdot U_{\text{T}}^{2}} \mid_{\text{solve , S}_{1}}^{\text{explicit}} \rightarrow \frac{I_{\text{B}}}{2 \cdot K_{\text{PP}} \cdot U_{\text{T}}^{2} \cdot n \cdot \theta_{\text{sym}}}$$

Choose a reasonable value for inversion coefficient.

$$S_1 := \frac{\frac{I_b}{2}}{\left(2 \cdot K_{PP} \cdot U_T^{\ 2} \cdot n \cdot \theta\right)} = 41.275$$
 Choose a length for the FET.

$$L_1 := 2\mu m$$
  $m_1 := 2$   $W_1 := \frac{S_1}{m_1} \cdot L_1 = 4.127 \times 10^{-5} m$   $A_1 := m_1 \cdot W_1 \cdot L_1 = 1.651 \times 10^{-10} m^2$ 

$$g_{m1} := GMP\left(\frac{I_b}{2}, S_1\right) = 4.341 \times 10^{-5} \frac{1}{\Omega}$$
 Recall we wanted:  $g_{mi} = 4.265 \times 10^{-5} 1/\Omega$ 

Having a bit more than what we wanted is a good thing ....

### Compute the output resistance:

$$r_{ds1} := ROP\left(\frac{I_b}{2}, L_1\right) = 8.88 \times 10^6 \Omega$$
  $g_{ds1} := \frac{1}{r_{ds1}} = 1.126 \times 10^{-7} \frac{1}{\Omega}$ 

Check saturation voltage of input device: 
$$V_{ds1\_sat} := VSAT\left(\frac{I_b}{2}, g_{m1}\right) = 0.115 V$$

Check the thermal noise: 
$$v_{t1} := \sqrt{4 \cdot q_e \cdot U_T \cdot \left(2 \cdot \frac{2}{3} \cdot \frac{1}{g_{m1}}\right) \cdot BW} = 1.239 \times 10^{-7} \text{ V}$$

# Check the 1/f noise of the input devices of the core amplifier:

$$\frac{\text{without a chopper}}{\text{without a chopper}} \quad \text{w}_{\text{fl\_nchop}} := \sqrt{2} \cdot \sqrt{\frac{K_{\text{vP}}}{C_{\text{ox}} \cdot W_1 \cdot L_1}} \cdot \ln \left( \frac{f_0 + \frac{BW}{2}}{f_0 - \frac{BW}{2}} \right) = 5.206 \times 10^{-7} \text{ V}$$

with a chopper 
$$v_{f1} := \sqrt{2} \cdot \sqrt{\frac{K_{vP}}{C_{ox} \cdot W_1 \cdot L_1} \cdot ln \left( \frac{f_{chop} + f_0 + \frac{BW}{2}}{f_{chop} + f_0 - \frac{BW}{2}} \right)} = 3.876 \times 10^{-8} \text{ V}$$

#### Total noise of the input devices:

without a chopper 
$$v_{1\_nchop} := \sqrt{v_{t1}^2 + v_{f1\_nchop}^2} = 5.352 \times 10^{-7} \text{ V}$$

with a chopper 
$$v_1 := \sqrt{v_{t1}^2 + v_{f1}^2} = 1.298 \times 10^{-7} \text{ V}$$

# The load devices (NFET): M3 and M4

Our load devices are NFET current sources. Choose the gm of these devices as small as possible:

$$L_3 := 200 \mu m$$
  $m_3 := 1$   $W_{h} := 32 \mu m$ 

$$A_3 := m_3 \cdot L_3 \cdot W_3 = 6.4 \times 10^{-9} \text{ m}^2$$

$$S_3 := \frac{m_3 \cdot W_3}{L_2} = 0.16$$

$$V_{ds3\_sat} := VSAT\left(\frac{I_b}{2}, g_{m3}\right) = 0.631 V$$

$$r_{ds3} := RON\left(\frac{I_b}{2}, L_3\right) = 4.971 \times 10^8 \Omega$$

$$g_{ds3} := \frac{1}{r_{ds3}} = 2.012 \times 10^{-9} \frac{1}{\Omega}$$

### The voltage gain of first stage:

$$A_{v1} := \frac{g_{m1}}{g_{ds1} + g_{ds3}} = 378.758$$

#### Check the thermal noise of the load devices:

$$v_{t3} := \sqrt{4 \cdot q_e \cdot U_T \cdot \left(2 \cdot \frac{2}{3} \cdot \frac{1}{g_{m3}}\right) \cdot BW} = 2.9 \times 10^{-7} \text{ V}$$

#### Check the 1/f noise of the load devices:

without a chopper 
$$v_{f3\_nchop} := \sqrt{2} \cdot \sqrt{\frac{K_{vN}}{C_{ox} \cdot W_3 \cdot L_3} \cdot ln \left(\frac{f_0 + \frac{BW}{2}}{f_0 - \frac{BW}{2}}\right)} = 4.106 \times 10^{-6} \text{ V}$$

$$\frac{\text{with a chopper}}{\text{v}_{f3}} := \sqrt{2} \cdot \sqrt{\frac{K_{vN}}{C_{ox} \cdot W_3 \cdot L_3} \cdot \ln \left( \frac{f_{chop} + f_0 + \frac{BW}{2}}{f_{chop} + f_0 - \frac{BW}{2}} \right)} = 3.057 \times 10^{-7} \text{ V}$$

#### Total noise of the load devices:

without a chopper 
$$v_{3\_nchop} := \sqrt{v_{t3}^2 + v_{t3\_nchop}^2} = 4.117 \times 10^{-6} \text{ V}$$

with a chopper 
$$v_3 := \sqrt{v_{t3}^2 + v_{t3}^2} = 4.213 \times 10^{-7} \text{ V}$$

$$R_g := \frac{g_{m1}}{g_{m3}} = 5.477$$
  $\frac{v_{t3}}{R_g} = 5.294 \times 10^{-8} \text{ V}$ 

$$\frac{v_{t3}}{R_g} = 5.294 \times 10^{-8} \, V$$

# Compute input referred noise of NFET:

$$\frac{\text{without a chopper}}{\text{was_{2eq\_nchop}}} := \frac{\text{v3\_nchop}}{\text{R}_g} = 7.516 \times 10^{-7} \text{ V}$$

$$\frac{\text{with a chopper}}{\text{wave}} \qquad \text{v}_{3eq} := \frac{\text{v}_3}{\text{R}_g} = 7.693 \times 10^{-8} \text{ V}$$

### Total input referred noise:

$$\underline{without\ a\ chopper}\quad V_{eq\_nochop}\ \coloneqq \sqrt{v_{1\_nochop}}^2 + v_{3eq\_nochop}^2 = 9.227\times\ 10^{-7}\ V$$

$$\underline{\text{with a chopper}} \qquad v_{eq} \coloneqq \sqrt{v_1^{\ 2} + v_{3eq}^{\ 2}} = 1.509 \times \ 10^{-7} \, \text{V} \qquad \text{recall it should be less than } 1.768 \times 10^{-7} \, \text{V}$$

### Compute the SNR:

$$\frac{\text{without a chopper}}{\text{SNR\_nochop}} := \frac{A_{rms}}{v_{eq\_nochop}} = 0.383$$

$$SNR\_nochop_{dB} := 20 \log(SNR\_nochop) = -8.332$$

with a chopper 
$$SNR := \frac{A_{rms}}{v_{eq}} = 2.343$$
$$SNR_{dB} := 20 \log(SNR) = 7.395$$

### Parameters needed for noise generation in Matlab:

$$K_{fp} := \frac{K_{vP}}{C_{ox} \cdot W_1 \cdot L_1} = 4.028 \times 10^{-13} \text{ V}^2$$

$$K_{fn} := \frac{K_{vN}}{C_{ox} \cdot W_3 \cdot L_3 \cdot R_g^2} = 8.353 \times 10^{-13} \text{ V}^2$$

Rnp := 
$$\frac{{v_{t1}}^2}{4 \cdot q_{o} \cdot U_{T} \cdot BW} = 3.071 \times 10^4 \Omega$$

Rnn := 
$$\frac{{v_{t3}}^2}{4 \cdot q_e \cdot U_T \cdot BW \cdot R_g^2} = 5.607 \times 10^3 \Omega$$

#### APPENDIX B

#### MATLAB CODE

# The Main Code (ChopperTool)

```
% This is a tool to analyze the performance of a Chopper Amplifier.
TRUE = 1;
FALSE = 0;
ReadFromFile = FALSE; % Set equal to TRUE if you want to import data vector
Resolution = 1;
                   % Frequency resolution in Hertz
Fs = 16*131072;
                    % Modulator sampling frequency Fs = 2^17Hz
N = Fs / Resolution; % Length of input time sequence
N = 2 \land (round(log2(N))); % 2 to some power
                  % Input sine wave amplitude
A = 0.5e-6;
                  % Frequency of input sine wave
F0 = 90;
BW = 30;
                  % Desired Amplifier bandwidth in Hertz
Fch = 16e3;
                  % Chopping frequency
Asq = 1;
                  % Amplitude of square wave
G = 50;
                  % Amplifier Gain
n1 = 1;
f1 = 1;
                  % high-pass filter: (f1 = 1/2*pi*(R*C2) = 1Hz
w1 = 2*pi*f1;
                  % 1st order LPF for a limited GBW of the op-amplifier
n2 = 1;
                  % cut-off frequency for a limited GBW (fc0=2*Fch = 32KHz)
f2 = 2*Fch;
w2 = 2*pi*f2;
                  % thermal noise Resistance of input devices
Rnp = 3.071e4;
Kfp = 4.028e-13;
                  % flicker noise Coefficient of input devices
Rnn = 5.607e3;
                  % thermal noise Resistance of load devices
                  % flicker noise Coefficient of load devices
Kfn = 8.353e-13;
n3 = 2;
                  % 2nd Order LPF filter at the output of the demodulator
f3 = 12e3;
                  % the cut-off frequency
w3 = 2*pi*f3;
                     % 8th Order BPF filter
w4 = [2*pi*75 2*pi*105]; % passband range: 75Hz - 105Hz
T = 1 / Fs;
```

```
t = T * linspace(0, N-1, N);
% Error checks
ErrorCheck(Fs, N, F0);
% Apply sinewave to the input of the Chopper Amplifer
% the Chopper Amplifier consists of a modulator followed by an
% amplification stage, a demodulator, a low pass filter, and finally a band-pass filter
if (ReadFromFile == TRUE)
 rfid = fopen('Chopper_data_recorder.txt');
 ChopperOutput = fscanf(rfid, '%g');
 L = length(ChopperOutput);
 if(L < N)
  error('ChopperOutput time sequence is too short');
  ChopperOutput = ChopperOutput(1 : N)';
 end
else
% Input stage
SineWave = SineWaveGenerator(N, A, Fs, F0); %input signal
% Modulation stage
squarewave = SquareWaveGenerator(N, Asq, Fs, Fch);
 Modulatorout = SineWave.*squarewave;
% Amplification stage
% High pass filter
```

hp\_filterout = HighPass(n1, w1, Modulatorout,t); % apply the filter to an input signal

```
% Adding noise at the input
p_noise = NoiseGenerator(Rnp, Kfp, Fs, N); % Noise generation for input devices
 n noise = NoiseGenerator(Rnn, Kfn, Fs, N); % Noise generation for load devices
 noise = p_noise + n_noise;
                   % total noise
 Amplinput = hp_filterout + transpose(noise); % noise added at the input of the amplifier
% Pure amplification
Amp = G*Amplinput;
% low-pass filter
Ampliout = LowPass(n2, w2,Amp,t); % apply the low-pass filter to an input signal
% Demodulation stage
squarewave = SquareWaveGenerator(N, Asq, Fs, Fch);
 Demodulatorout = Ampliout.*transpose(squarewave);
% Ouptut of the Chopper Amplifier
ChopperOutput = Demodulatorout;
% the filtring stage (2nd order LPF)
Filterout = AAF(n3, w3, ChopperOutput, t); % apply the filter to an input signal
end
% Signal filtring stage (8th order BPF)
BP_Filterout = BandPass(n4,w4,Filterout,t); % apply the filter to an input signal
```

```
% Lets use the middle group of samples in each array so that we don't have transients to
contend with.
% L = length(ChopperOutput);
% ChopperOutput = ChopperOutput(L/4+1:5*L/4);
% L = length(Filterout);
% Filterout = Filterout(L/4+1:3*L/4);
% L = length(DSP_Filterout);
% DSP Filterout = DSP Filterout(L/4+1:3*L/4);
% Take FFTs of the output waveforms
ChopperOutputFFT = FFTmagnitude(transpose(ChopperOutput));
 FilteroutFFT = FFTmagnitude(transpose(Filterout));
BP_FilteroutFFT = FFTmagnitude(transpose(BP_Filterout));
% Calculate the SNR
ChopperOutputSNR = ComputeSNR(ChopperOutputFFT, Fs, F0, BW)
 FilteroutSNR = ComputeSNR(FilteroutFFT, Fs, F0, BW)
BP_FilteroutSNR = ComputeSNR(BP_FilteroutFFT, Fs, F0, BW)
% Plot in time domain so we can see of waveform looks reasonable
figure(1);
hold on:
 TimeDomainPlot(SineWave, 1, Fs, 'b', 1, 4);
TimeDomainPlot(ChopperOutput, 1, Fs, 'g', 2, 4);
TimeDomainPlot(Filterout, 1, Fs, 'r', 3, 4);
TimeDomainPlot(BP_Filterout, 1, Fs, 'b', 4, 4);
hold off;
% Plot in the frequency domain
figure(2);
hold on;
 FreqDomainPlot(ChopperOutputFFT, 1, Fs, 'b', 1, 3);
 FreqDomainPlot(FilteroutFFT, 1, Fs, 'g', 2, 3);
 FreqDomainPlot(BP FilteroutFFT, 1, Fs, 'g', 3, 3);
hold off;
```

## Sine-wave Generation function

```
function[SineWave] = SineWaveGenerator(N, A1, Fs, Fo)
% Generates a sinusoidal time sequency
% N is the number of samples to in the time sequence
% A1 is the peak amplitude of the sine wave
% Fs is the sampling frequency
% Fo is the frequency of the sine wave in Hertz
% Fhat is the normalized frequency i.e. F0/Fs
 %Resolution = 1;
                        % Frequency resolution in Hertz
                       % Modulator sampling frequency Fs = 2^17Hz
 %Fs = 131072;
 %N = Fs / Resolution; % Length of input time sequence (2 to some power)
 %N = 2 \land (round(log2(N)));
 %A1 = 1e-6;
                      % Input sine wave amplitude
                    % Frequency of input sine wave
 %Fo = 90;
 Fhat = Fo / Fs;
 K = 2 * pi * Fhat;
 index = linspace(0, N-1, N);
 SineWave = A1 * \sin(K * index);
 %Ts = 1 / Fs;
 %time = Ts * index;
 %plot(time, SineWave)
%
end
```

# **Square-wave Generation function**

```
function[SquareWave] = SquareWaveGenerator(N, A2, Fs, Fch)
% Generates a square wave sequency
% N is the number of samples to in the time sequence
% A2 is the peak amplitude of the square wave
% Fs is the sampling frequency
% Fch is the frequency of the square wave in Hertz (chopper frequency)
 %Resolution = 1;
                        % Frequency resolution in Hertz
 %Fs = 131072;
                        % Modulator sampling frequency Fs = 2^17Hz
 %N = Fs / Resolution; % Length of input time sequence (2 to some power)
 %N = 2 \land (round(log2(N)));
 %Fch=16e3;
 %A2=1;
% Fhat is the normalized frequency i.e. Fch/Fs
 Fhat = Fch / Fs;
 K = 2 * pi * Fhat;
 index = linspace(0, N-1, N);
 SquareWave = A2 * square(K * index);
 %Ts = 1 / Fs;
 %time = Ts * index ;
 %plot(time, SquareWave);
%
end
```

# **High-pass function**

```
% Analog high-pass filter
function[out] = High(n, w, input, t)
% Resolution = 1;
                   % Frequency resolution in Hertz
% Fs = 131072;
                   % Modulator sampling frequency Fs = 2^17Hz
% N = Fs / Resolution; % Length of input time sequence
% N = 2 \land (round(log2(N))); % 2 to some power
% n = 1;
% f1 = 1;
              % high-pass filter: (f1 = 1/2*pi*(R*C2) = 1Hz
\% w = 2*pi*f1;
% T = 1 / Fs;
% t = T * linspace(0, N-1, N);
  [z, p, k] = butter(n,w, 'high', 's'); % Zero-Pole-Gain design
  hp = zpk(z,p,k); % creates a continuous-time zero-pole-gain model
  tfhp = tf(hp); % convert to transfer function model
% plot of the transfer function
% h = bodeplot(tfhp); setoptions(h,'FreqUnits','Hz');
         setoptions(h1,'FreqUnits','Hz','PhaseVisible','off');
```

out = lsim(tfhp,input,t); % apply the filter to an input signal

## Low-pass function

```
% Analog low-pass filter
function[out] = LowPass(n, w, input, t)
% Resolution = 1;
                    % Frequency resolution in Hertz
% Fs = 131072;
                    % Modulator sampling frequency Fs = 2^17Hz
% N = Fs / Resolution; % Length of input time sequence
% N = 2 \land (round(log2(N))); % 2 to some power
% Fch = 16e3;
                    % Chopping frequency
% n = 1; % 1st order LPF for a limited GBW of the op-amplifier
% f2 = 2*Fch; % cut-off frequency for a limited GBW (fc0=2*Fch=32KHz)
% w = 2*pi*f2; % the angular frequency
% T = 1 / Fs;
% t = T * linspace(0, N-1, N);
  [z, p, k]=butter(n,w, 's'); % Zero-Pole-Gain design of the LPF
  lp = zpk(z,p,k); % creates a continuous-time zero-pole-gain model
               % convert to transfer function model
  tflp = tf(lp);
% plot of the transfer function
% h = bodeplot(tflp); setoptions(h,'FreqUnits','Hz');
             setoptions(h1,'FreqUnits','Hz','PhaseVisible','off');
  out = lsim(tflp,input,t); % apply the filter to an input signal
```

#### **Noise Generation function**

```
unction[noise] = NoiseGenerator(Rn, Kf, Fs, N)
%
% Script to generate noise vector containing both white and flicker
% noise components.
% Paramters
%
 TRUE = 1;
 FALSE = 0;
 Ut = 26e-3;
qe = 1.602e-19;
                        % Thermal voltage
                           % Charge of electron
% Resolution = 1;
                         % Frequency resolution in Hertz
% Fs = 131072;
                         % Modulator sampling frequency Fs = 2^17Hz
% N = Fs / Resolution; % Length of input time sequence (2 to some power)
% N = 2 \land (round(log2(N)));
 NBW = Fs/2;
                            % Desired noise bandwidth
 WRITE_FILE = TRUE ;
% Rnp = 3.071e4;
                        % Rnp, Resistance for thermal noise generation for input devices
% Kfp = 4.028e-13;
                        % Kfp, Coefficient for 1/f noise generation for input devices
% Rn = 5.607e3;
                        % Resistance for thermal noise generation for load devices
                        % Coefficient for 1/f noise generation for load devices
% Kf = 8.353e-13;
%
% Thermal noise standard deviation
 sigma = sqrt(4 * Ut * qe * Rn * NBW);
% Determine the length of vector in samples
%
 T = 1 / Fs;
% Compute time vector
 t = T * linspace(0, N-1, N);
```

```
% Compute white noise vector
wn = sigma * randn(1, N);
% Compute flicker noise vector
fn = randflicker(1, N, Kf);
% Add the two together
noise = wn + fn;
% Plot in time domain so we can see of waveform looks reasonable
% figure(1);
% plot(t, noise);
% And also plot in frequency domain
 mag = abs(fft(noise));
 DeltaFreq = Fs / N;
 freq = DeltaFreq * linspace(0, N/2-1, N/2);
 mag = 1/N * mag(1 : N/2);
% figure(2);
% loglog(freq, mag);
% Open a ASCII text file and write results to file
% We need to create a PWL file for Spectre
 if (WRITE FILE == TRUE)
   fid = fopen('noise.pwl','w');
 delT = T - T/100;
 delTinMS = 1e3 * delT;
 delTinUS = 1e6 * delT;
 for k = 1 : N
  if (WRITE_FILE == TRUE)
       t(k) = 1e3 * t(k) ;
       fprintf(fid, '%15.8fm \t%g \n', t(k), noise(k));
       fprintf(fid, '\%15.8fm \t\%g \n', t(k) + delTinMS, noise(k));
   end
 end % end for
 if (WRITE_FILE == TRUE)
   status = fclose(fid) ;
 end
```

end

## **Anti-Aliasing Filter function**

```
% Anti-Aliasing Filter (2nd order Analog low-pass filter)
function[out] = AAF(n, w, input, t)
% Resolution = 1;
                    % Frequency resolution in Hertz
% Fs = 131072;
                    % Modulator sampling frequency Fs = 2^17Hz
% N = Fs / Resolution; % Length of input time sequence (2 to some power)
% N = 2 \land (round(log2(N)));
% n = 2;
                % 2st order LPF for a limited GBW of the op-amplifier
% f3 = 12e3;
                 % cut-off frequency for a limited GBW (fc0 = 2*Fch = 32 KHz)
% w = 2*pi*f3;
                 % the angular frequency
\% T = 1 / Fs;
\% t = T * linspace(0, N-1, N);
  [z, p, k]=butter(n,w, 's'); % Zero-Pole-Gain design
  lp = zpk(z,p,k); % creates a continuous-time zero-pole-gain model
  tflp = tf(lp); % convert to transfer function model
% plot of the transfer function
% h = bodeplot(tflp); setoptions(h,'FreqUnits','Hz');
              setoptions(h1,'FreqUnits','Hz','PhaseVisible','off');
```

out = lsim(tflp,input,t); % apply the filter to an input signal

# **Band-Pass Filter function**

```
% 8th order DSP Band-Pass filter
function[out] = BandPass(n, w, input, t)
% Resolution = 1;
                   % Frequency resolution in Hertz
% Fs = 131072; % Modulator sampling frequency Fs = 2^17Hz
% N = Fs / Resolution; % Length of input time sequence (2 to some power)
% N = 2 \land (round(log2(N)));
\% n = 4; \% 8th Order BPF filter
% w = [2*pi*75 2*pi*105]; % passband range: 75Hz - 105Hz
% T = 1 / Fs;
% t = T * linspace(0, N-1, N);
  [z, p, k]=butter(n,w,'s'); % zero-pole-gain design
  bp = zpk(z,p,k); % creates a continuous-time zero-pole-gain model
  tfbp = tf(bp), % convert to transfer function model
% plot of the transfer function
% h = bodeplot(tfbp); setoptions(h,'FreqUnits','Hz');
```

out = lsim(tfbp,input,t); % apply the filter to an input signal

## FFT Magnitude Computation function

```
function[out] = FFTmagnitude(Waveform)
%
    Using Hodie window to minimize spectral blurring
%
    L = length(Waveform);
    coefficients = HodieWindow(L);
    WindowedWaveform = Waveform .* coefficients';
%
    Return magnitude part of FFT
%
    out = abs(fft(WindowedWaveform));
end
```

## **Hodie Window function**

```
function [out] = HodieWindow(N)
% Script to compute a N-term floating point Hodie window
% Copyright 2001 Eric Swanson
% N is the number of filter coefficients
      window = zeros(N,1);
      bottom = zeros(N,1);
       top = 2.5 * ones(N,1);
      index = [0:N-1]';
      v = 2 * pi / N;
% Hodie window cosine coefficients
%
      a0=0.61640321314050;
       a1=0.98537119272586;
      a2=0.49603771622007;
       a3=0.14992232793243;
      a4=0.02458719103474;
      a5=0.00176604651487;
      a6=0.00003158118857;
% Coefficients sum to N
%
      for m=1:N;
                n1=m-.5;
                window(m,1)=a0-a1*cos(v*n1)+a2*cos(v*2*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*3*n1)+a4*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos(v*4*n1)-a3*cos
a5*\cos(v*5*n1)+a6*\cos(v*6*n1);
      end;
      out = window;
%
%plot
%plot(index,window,'-g',index,bottom,'-b',index,top,'-b');
%axis([0 1000 0 2.5]);
%axis off;
```

## **SNR Computation function**

```
function [SNR] = ComputeSNR(FFT, Fs, Fo, BW)
% Script to compute signal-noise-ratio
%
% Compute signal bin
 L = length(FFT);
 BinSize = Fs / L;
 SignalBin= round(Fo/BinSize);
% Hodie Window confines spectrum to Signal Bin +/- 8 bins
 LowerSignalBin = SignalBin - 8;
 UpperSignalBin = SignalBin + 8;
% Compute end of BW bin
 BWbin=round(BW/BinSize);
 SumSignalSquared = 0.0;
 SumNoiseSquared = 0.0;
% Calculate noise power preceding signal bins
 for k = 2 : 1: (LowerSignalBin - 1)
   SumNoiseSquared = SumNoiseSquared + FFT(k) * FFT(k);
 end
% Estimate the noise power in the signal bins
 EstNoisePwr = FFT(LowerSignalBin - 1) * FFT(LowerSignalBin - 1);
 EstNoisePwr = EstNoisePwr + FFT(UpperSignalBin + 1) * FFT(UpperSignalBin + 1);
 EstNoisePwr = EstNoisePwr / 2.0;
% Calculate signal power
 for k = LowerSignalBin: 1 : UpperSignalBin
   SumSignalSquared = SumSignalSquared + FFT(k) * FFT(k) - EstNoisePwr;
   SumNoiseSquared = SumNoiseSquared + EstNoisePwr ;
 end
% Calculate noise power after signal bins
 for k = UpperSignalBin + 1 : 1 : BWbin
   SumNoiseSquared = SumNoiseSquared + FFT(k) * FFT(k);
 end
 SNR = 10 * log10(SumSignalSquared/SumNoiseSquared);
```

# **Time Domain Plot function**

```
function[] = TimeDomainPlot(Wave, Vref, Fs, color, locn, total)
%
    This script will plot waveforms associated with delta sigma ADC
%
    L = length(Wave);
    index = linspace(0, L-1, L);
    Ts = 1 / Fs;
    time = Ts * index;
    subplot(total, 1, locn);
    plot(time, Wave, color);
end
```

# **Frequency Domain Plot function**

```
function[] = FreqDomainPlot(FFTwaveform, Vref, Fs, color, locn, total)
%
This script will plot FFTs associated with chopper amplifier
%
L = length(FFTwaveform);
DBFS = 20*log10((2*FFTwaveform)/(L * Vref));
index = linspace(0, L/2-1, L/2);
deltaF = Fs / L;
frequency = deltaF * index;
subplot(total, 1, locn);
plot(frequency, DBFS(1 : L/2), color);
```

end

#### APPENDIX C

#### **VERILOG-A CODE**

# The Fully Differential Op-Amp

```
// VerilogA for Lib, Op_amplifier_fully, veriloga
`include "constants.vams"
`include "disciplines.vams"
module Op_amplifier_fully (INP, INM, OUTP, OUTM, VDD, VSS, VCM);
              input INP, INM;
              output OUTP, OUTM;
              inout VDD, VSS, VCM;
              electrical INP, INM, OUTP, OUTM, VDD, VSS, VCM;
              parameter real GBW = 1.6e6;
                                                      // GBW = 1.6 MHz
              parameter real A0 = 1e4;
                                                    //A0 = 80 dB
              parameter real wd = 6.28*GBW/A0; // wd = 2*Pi*GBW/A0
                                                  // wu = 2*Pi*GBW
              parameter real wu = 6.28*GBW;
              parameter real slew rate = 10e6;
                                                 // slew_rate = 10V/uSec
              parameter real Rout = 100;
                                                // output resistance [Ohms]
              parameter real vsoft = 0.5;
                                               // limiting output value
              real Vddval, Vssval, vcm,;
              real Vout, outp, outm;
              analog begin
              @ (initial_step) begin
                     Vddval = V(VDD);
                     Vssval = V(VSS);
                     vcm = V(VCM);
              end
// output voltage
              Vout = laplace nd(V(INP, INM), \{wu\}, \{wd, 1\});
              outp = vcm + Vout/2;
              outm = vcm - Vout/2;
// output voltage swing limitation
              if(outp > (Vddval - vsoft)) outp = (Vddval - vsoft);
              if(outp < (Vssval + vsoft)) outp = (Vssval + vsoft);
              if(outm > (Vddval - vsoft)) outm = (Vddval - vsoft);
              if(outm < (Vssval + vsoft)) outm = (Vssval + vsoft);
              V(OUTP) <+ slew(outp, slew rate);
              V(OUTM) <+ slew(outm,slew_rate);</pre>
              End
endmodule
```

#### The Switches

```
// VerilogA for Lib, switch, veriloga
`include "constants.vams"
`include "disciplines.vams"
module switch (inp, outp,s, VDD, VSS);
              inout inp, outp,s, VDD, VSS;
              electrical inp, outp,s, VDD, VSS;
              real Reff;
              parameter real Ron = 10e3 from (0:inf);
                                                            // 1k
              parameter real Roff = 10e9 from (Ron:inf);
                                                            // 10G
              parameter real tr = 10n;
              parameter real tf = 10n;
              parameter real td = 0.0;
              parameter real Vth = 2.5;
              analog begin
              @ (initial_step) begin
                    if(V(s) > Vth) Reff = Ron;
                     else Reff = Roff;
              end
              (a) (cross(V(s)-Vth, +1)) Reff = Ron;
              @ (cross(V(s)-Vth, -1)) Reff = Roff;
              I(inp,outp) <+ V(inp,outp)/(transition(Reff, td, tr, tf));</pre>
                        // + white_noise(4*`P_K*$temperature/Reff, "thermal");
              end
endmodule
```

## The Anti-Aliasing Filter

endmodule

```
// VerilogA for Lib, AAF, veriloga
`include "constants.vams"
`include "disciplines.vams"
`define TWO_PI 6.28318
module AAF(INP, INM, OUTP, OUTM, VDD, VSS, VCM);
      input INP, INM;
      output OUTP, OUTM;
      inout VDD, VSS, VCM;
      electrical INP, INM, OUTP, OUTM;
      electrical VDD, VSS, VCM;
// The transfer function of the AAF:
            H(s) = (Gain)/[1+s[(1/w1)+(1/w2))]+s^2/(w1w2)]
//
// If we set w1 = w2 = w then:
            H(s) = (Gain)/[1+s(2/w)+s^2/(w^2)]
//
      parameter real Gain = 5;
                                    // Gain = 5
                                   // fc = 12kHz
      parameter real fc = 12e3;
      parameter real w = `TWO_PI*fc; // w = w1 = w2
      real Vid, Vod, Vcm;
      analog begin
      Vcm = V(VCM);
      Vid = V(INP, INM);
                         // the input signal
      Vod = laplace_nd(Vid, {Gain}, {1, 2/w, 1/(w*w)}); // the output signal
      V(OUTP) \leftarrow Vcm + Vod/2;
      V(OUTM) <+ Vcm - Vod/2;
      end
```

#### The Band-Pass Filter

```
// VerilogA for Lib, BPF_90Hz, veriloga
`include "constants.vams"
`include "disciplines.vams"
`define TWO_PI 6.28318
module BPF_90Hz(INP, INM, OUTP, OUTM, VDD, VSS, VCM);
      input INP, INM;
      output OUTP, OUTM;
      inout VDD, VSS, VCM;
      electrical INP, INM, OUTP, OUTM;
      electrical VDD, VSS, VCM;
      real Vid, Vod, Vcm;
      analog begin
      Vcm = V(VCM);
      Vid = V(INP, INM);
                                 // the input signal
// 8th order band-pass filter (75Hz – 105Hz)
// the output signal
      Vod = laplace_nd(Vid, \{0,0,0,0,1.262e9\}, \{9.342e21, 1.48e19, 1.319e17,
                      1.483e14, 6.566e11, 4.769e8, 1.365e6, 492.6, 1));
      V(OUTP) \leftarrow Vcm + Vod/2;
      V(OUTM) \leftarrow Vcm - Vod/2;
      end
endmodule
```

#### The Notch Filter

```
// VerilogA for Lib, Notch_60Hz, veriloga
`include "constants.vams"
`include "disciplines.vams"
`define TWO_PI 6.28318
module Notch_60Hz(INP, INM, OUTP, OUTM, VDD, VSS, VCM);
      input INP, INM;
      output OUTP, OUTM;
      inout VDD, VSS, VCM;
      electrical INP, INM, OUTP, OUTM;
      electrical VDD, VSS, VCM;
      real Vid, Vod, Vcm;
      analog begin
      Vcm = V(VCM);
                                  // the input signal
      Vid = V(INP, INM);
// 4th order rejection filter (Notch) of 60Hz signal
      Vod = laplace_nd(Vid, {1.992e10,0,2.823e5,0,1}, {1.992e10, 1.254e7,
                      2.862e5, 88.86, 1)); // the output signal
      V(OUTP) <+ Vcm + Vod/2;
      V(OUTM) <+ Vcm - Vod/2;
      end
endmodule
```